
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.12.2
// timestamp : Wed Sep 25 06:07:02 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zhinx/rv32h_fnmsub.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.h instruction of the RISC-V RV32_Zfinx_Zhinx,RV64_Zfinx_Zhinx extension for the fnmsub_b3 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zhinx,RV64I_Zfinx_Zhinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zhinx.*);def TEST_CASE_1=True;",fnmsub_b3)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x11,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==x22, rs2==x22, rs3==x1, rd==x15,fs1 == 0 and fe1 == 0x1c and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x22; op2:x22; op3:x1; dest:x15; op1val:0x7340; op2val:0x7340;
op3val:0x7bb1; valaddr_reg:x11; val_offset:0*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x15, x22, x22, x1, dyn, 0, 0, x11, 0*FLEN/8, x13, x1, x5)

inst_1:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==x29, rs2==x10, rs3==x6, rd==x29,fs1 == 0 and fe1 == 0x1c and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x29; op2:x10; op3:x6; dest:x29; op1val:0x7340; op2val:0xc43e;
op3val:0x7bb1; valaddr_reg:x11; val_offset:3*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x29, x29, x10, x6, dyn, 32, 0, x11, 3*FLEN/8, x13, x1, x5)

inst_2:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==x20, rs2==x7, rs3==x17, rd==x23,fs1 == 0 and fe1 == 0x1c and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x20; op2:x7; op3:x17; dest:x23; op1val:0x7340; op2val:0xc43e;
op3val:0x7bb1; valaddr_reg:x11; val_offset:6*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x23, x20, x7, x17, dyn, 64, 0, x11, 6*FLEN/8, x13, x1, x5)

inst_3:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==x27, rs2==x20, rs3==x27, rd==x0,fs1 == 0 and fe1 == 0x1c and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x27; op2:x20; op3:x27; dest:x0; op1val:0x7340; op2val:0xc43e;
op3val:0x7340; valaddr_reg:x11; val_offset:9*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x0, x27, x20, x27, dyn, 96, 0, x11, 9*FLEN/8, x13, x1, x5)

inst_4:
// rs1 == rs2 == rs3 != rd, rs1==x25, rs2==x25, rs3==x25, rd==x26,fs1 == 0 and fe1 == 0x1c and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x25; op2:x25; op3:x25; dest:x26; op1val:0x7340; op2val:0x7340;
op3val:0x7340; valaddr_reg:x11; val_offset:12*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x26, x25, x25, x25, dyn, 128, 0, x11, 12*FLEN/8, x13, x1, x5)

inst_5:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==x17, rs2==x3, rs3==x2, rd==x2,fs1 == 0 and fe1 == 0x1c and fm1 == 0x00a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x194 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x17; op2:x3; op3:x2; dest:x2; op1val:0x700a; op2val:0xc594;
op3val:0x79a2; valaddr_reg:x11; val_offset:15*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x2, x17, x3, x2, dyn, 0, 0, x11, 15*FLEN/8, x13, x1, x5)

inst_6:
// rd == rs2 == rs3 != rs1, rs1==x9, rs2==x28, rs3==x28, rd==x28,fs1 == 0 and fe1 == 0x1c and fm1 == 0x00a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x194 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x9; op2:x28; op3:x28; dest:x28; op1val:0x700a; op2val:0xc594;
op3val:0xc594; valaddr_reg:x11; val_offset:18*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x28, x9, x28, x28, dyn, 32, 0, x11, 18*FLEN/8, x13, x1, x5)

inst_7:
// rs1 == rd == rs3 != rs2, rs1==x3, rs2==x23, rs3==x3, rd==x3,fs1 == 0 and fe1 == 0x1c and fm1 == 0x00a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x194 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x3; op2:x23; op3:x3; dest:x3; op1val:0x700a; op2val:0xc594;
op3val:0x700a; valaddr_reg:x11; val_offset:21*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x3, x3, x23, x3, dyn, 64, 0, x11, 21*FLEN/8, x13, x1, x5)

inst_8:
// rs1 == rs2 == rs3 == rd, rs1==x8, rs2==x8, rs3==x8, rd==x8,fs1 == 0 and fe1 == 0x1c and fm1 == 0x00a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x194 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x8; op2:x8; op3:x8; dest:x8; op1val:0x700a; op2val:0x700a;
op3val:0x700a; valaddr_reg:x11; val_offset:24*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x8, x8, x8, x8, dyn, 96, 0, x11, 24*FLEN/8, x13, x1, x5)

inst_9:
// rs1 == rs2 == rd != rs3, rs1==x6, rs2==x6, rs3==x24, rd==x6,fs1 == 0 and fe1 == 0x1c and fm1 == 0x00a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x194 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x6; op2:x6; op3:x24; dest:x6; op1val:0x700a; op2val:0x700a;
op3val:0x79a2; valaddr_reg:x11; val_offset:27*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x6, x6, x6, x24, dyn, 128, 0, x11, 27*FLEN/8, x13, x1, x5)

inst_10:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==x26, rs2==x4, rs3==x10, rd==x4,fs1 == 0 and fe1 == 0x1b and fm1 == 0x173 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3ea and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x26; op2:x4; op3:x10; dest:x4; op1val:0x6d73; op2val:0xc1cf;
op3val:0x73ea; valaddr_reg:x11; val_offset:30*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x4, x26, x4, x10, dyn, 0, 0, x11, 30*FLEN/8, x13, x1, x5)

inst_11:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==x21, rs2==x31, rs3==x31, rd==x12,fs1 == 0 and fe1 == 0x1b and fm1 == 0x173 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3ea and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x21; op2:x31; op3:x31; dest:x12; op1val:0x6d73; op2val:0xc1cf;
op3val:0xc1cf; valaddr_reg:x11; val_offset:33*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x12, x21, x31, x31, dyn, 32, 0, x11, 33*FLEN/8, x13, x1, x5)

inst_12:
// rs1==x0, rs2==x26, rs3==x7, rd==x18,fs1 == 0 and fe1 == 0x1b and fm1 == 0x173 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3ea and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x0; op2:x26; op3:x7; dest:x18; op1val:0x0; op2val:0xc1cf;
op3val:0x73ea; valaddr_reg:x11; val_offset:36*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x18, x0, x26, x7, dyn, 64, 0, x11, 36*FLEN/8, x13, x1, x5)
RVTEST_VALBASEUPD(x8,test_dataset_1)

inst_13:
// rs1==x19, rs2==x16, rs3==x9, rd==x13,fs1 == 0 and fe1 == 0x1b and fm1 == 0x173 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3ea and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x19; op2:x16; op3:x9; dest:x13; op1val:0x6d73; op2val:0xc1cf;
op3val:0x73ea; valaddr_reg:x8; val_offset:0*FLEN/8; rmval:dyn;
testreg:x5; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x13, x19, x16, x9, dyn, 96, 0, x8, 0*FLEN/8, x20, x1, x5)
RVTEST_SIGBASE(x3,signature_x3_0)

inst_14:
// rs1==x4, rs2==x21, rs3==x19, rd==x16,fs1 == 0 and fe1 == 0x1b and fm1 == 0x173 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3ea and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x4; op2:x21; op3:x19; dest:x16; op1val:0x6d73; op2val:0xc1cf;
op3val:0x73ea; valaddr_reg:x8; val_offset:3*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x16, x4, x21, x19, dyn, 128, 0, x8, 3*FLEN/8, x20, x3, x6)

inst_15:
// rs1==x24, rs2==x15, rs3==x14, rd==x22,fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2b4 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2b2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x24; op2:x15; op3:x14; dest:x22; op1val:0x7bfd; op2val:0xb2b4;
op3val:0x72b2; valaddr_reg:x8; val_offset:6*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x22, x24, x15, x14, dyn, 0, 0, x8, 6*FLEN/8, x20, x3, x6)

inst_16:
// rs1==x2, rs2==x18, rs3==x30, rd==x25,fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2b4 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2b2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x2; op2:x18; op3:x30; dest:x25; op1val:0x7bfd; op2val:0xb2b4;
op3val:0x72b2; valaddr_reg:x8; val_offset:9*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x25, x2, x18, x30, dyn, 32, 0, x8, 9*FLEN/8, x20, x3, x6)

inst_17:
// rs1==x13, rs2==x14, rs3==x23, rd==x27,fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2b4 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2b2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x13; op2:x14; op3:x23; dest:x27; op1val:0x7bfd; op2val:0xb2b4;
op3val:0x72b2; valaddr_reg:x8; val_offset:12*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x27, x13, x14, x23, dyn, 64, 0, x8, 12*FLEN/8, x20, x3, x6)

inst_18:
// rs1==x10, rs2==x1, rs3==x0, rd==x9,fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2b4 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2b2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x10; op2:x1; op3:x0; dest:x9; op1val:0x7bfd; op2val:0xb2b4;
op3val:0x0; valaddr_reg:x8; val_offset:15*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x9, x10, x1, x0, dyn, 96, 0, x8, 15*FLEN/8, x20, x3, x6)

inst_19:
// rs1==x15, rs2==x17, rs3==x29, rd==x1,fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2b4 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2b2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x15; op2:x17; op3:x29; dest:x1; op1val:0x7bfd; op2val:0xb2b4;
op3val:0x72b2; valaddr_reg:x8; val_offset:18*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x1, x15, x17, x29, dyn, 128, 0, x8, 18*FLEN/8, x20, x3, x6)

inst_20:
// rs1==x16, rs2==x12, rs3==x13, rd==x10,fs1 == 0 and fe1 == 0x1e and fm1 == 0x121 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x357 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x16; op2:x12; op3:x13; dest:x10; op1val:0x7921; op2val:0xb9b8;
op3val:0x7757; valaddr_reg:x8; val_offset:21*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x10, x16, x12, x13, dyn, 0, 0, x8, 21*FLEN/8, x20, x3, x6)

inst_21:
// rs1==x1, rs2==x13, rs3==x20, rd==x21,fs1 == 0 and fe1 == 0x1e and fm1 == 0x121 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x357 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x1; op2:x13; op3:x20; dest:x21; op1val:0x7921; op2val:0xb9b8;
op3val:0x7757; valaddr_reg:x8; val_offset:24*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x21, x1, x13, x20, dyn, 32, 0, x8, 24*FLEN/8, x20, x3, x6)

inst_22:
// rs1==x5, rs2==x19, rs3==x12, rd==x11,fs1 == 0 and fe1 == 0x1e and fm1 == 0x121 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x357 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x5; op2:x19; op3:x12; dest:x11; op1val:0x7921; op2val:0xb9b8;
op3val:0x7757; valaddr_reg:x8; val_offset:27*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x11, x5, x19, x12, dyn, 64, 0, x8, 27*FLEN/8, x20, x3, x6)

inst_23:
// rs1==x7, rs2==x30, rs3==x22, rd==x24,fs1 == 0 and fe1 == 0x1e and fm1 == 0x121 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x357 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x7; op2:x30; op3:x22; dest:x24; op1val:0x7921; op2val:0xb9b8;
op3val:0x7757; valaddr_reg:x8; val_offset:30*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x24, x7, x30, x22, dyn, 96, 0, x8, 30*FLEN/8, x20, x3, x6)
RVTEST_VALBASEUPD(x8,test_dataset_2)

inst_24:
// rs1==x30, rs2==x11, rs3==x26, rd==x7,fs1 == 0 and fe1 == 0x1e and fm1 == 0x121 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x357 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x11; op3:x26; dest:x7; op1val:0x7921; op2val:0xb9b8;
op3val:0x7757; valaddr_reg:x8; val_offset:0*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x7, x30, x11, x26, dyn, 128, 0, x8, 0*FLEN/8, x10, x3, x6)

inst_25:
// rs1==x23, rs2==x27, rs3==x18, rd==x19,fs1 == 0 and fe1 == 0x1d and fm1 == 0x33f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x05e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ea and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x23; op2:x27; op3:x18; dest:x19; op1val:0x773f; op2val:0xbc5e;
op3val:0x77ea; valaddr_reg:x8; val_offset:3*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x19, x23, x27, x18, dyn, 0, 0, x8, 3*FLEN/8, x10, x3, x6)

inst_26:
// rs1==x14, rs2==x29, rs3==x4, rd==x5,fs1 == 0 and fe1 == 0x1d and fm1 == 0x33f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x05e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ea and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x14; op2:x29; op3:x4; dest:x5; op1val:0x773f; op2val:0xbc5e;
op3val:0x77ea; valaddr_reg:x8; val_offset:6*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x5, x14, x29, x4, dyn, 32, 0, x8, 6*FLEN/8, x10, x3, x6)

inst_27:
// rs1==x12, rs2==x9, rs3==x11, rd==x30,fs1 == 0 and fe1 == 0x1d and fm1 == 0x33f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x05e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ea and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x12; op2:x9; op3:x11; dest:x30; op1val:0x773f; op2val:0xbc5e;
op3val:0x77ea; valaddr_reg:x8; val_offset:9*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x30, x12, x9, x11, dyn, 64, 0, x8, 9*FLEN/8, x10, x3, x4)

inst_28:
// rs1==x18, rs2==x5, rs3==x21, rd==x14,fs1 == 0 and fe1 == 0x1d and fm1 == 0x33f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x05e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ea and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x18; op2:x5; op3:x21; dest:x14; op1val:0x773f; op2val:0xbc5e;
op3val:0x77ea; valaddr_reg:x8; val_offset:12*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x14, x18, x5, x21, dyn, 96, 0, x8, 12*FLEN/8, x10, x3, x4)

inst_29:
// rs1==x31, rs2==x0, rs3==x15, rd==x17,fs1 == 0 and fe1 == 0x1d and fm1 == 0x33f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x05e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ea and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x31; op2:x0; op3:x15; dest:x17; op1val:0x773f; op2val:0x0;
op3val:0x77ea; valaddr_reg:x8; val_offset:15*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x17, x31, x0, x15, dyn, 128, 0, x8, 15*FLEN/8, x10, x3, x4)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_30:
// rs1==x11, rs2==x24, rs3==x16, rd==x31,fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x11; op2:x24; op3:x16; dest:x31; op1val:0x7226; op2val:0xc451;
op3val:0x7aa4; valaddr_reg:x8; val_offset:18*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x11, x24, x16, dyn, 0, 0, x8, 18*FLEN/8, x10, x1, x4)

inst_31:
// rs1==x28, rs2==x2, rs3==x5, rd==x20,fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x28; op2:x2; op3:x5; dest:x20; op1val:0x7226; op2val:0xc451;
op3val:0x7aa4; valaddr_reg:x8; val_offset:21*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x20, x28, x2, x5, dyn, 32, 0, x8, 21*FLEN/8, x10, x1, x4)

inst_32:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7226; op2val:0xc451;
op3val:0x7aa4; valaddr_reg:x8; val_offset:24*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 24*FLEN/8, x10, x1, x4)

inst_33:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7226; op2val:0xc451;
op3val:0x7aa4; valaddr_reg:x8; val_offset:27*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 27*FLEN/8, x10, x1, x4)

inst_34:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7226; op2val:0xc451;
op3val:0x7aa4; valaddr_reg:x8; val_offset:30*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 30*FLEN/8, x10, x1, x4)

inst_35:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ba and fs2 == 1 and fe2 == 0x10 and fm2 == 0x13a and fs3 == 0 and fe3 == 0x1c and fm3 == 0x37d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dba; op2val:0xc13a;
op3val:0x737d; valaddr_reg:x8; val_offset:33*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 33*FLEN/8, x10, x1, x4)

inst_36:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ba and fs2 == 1 and fe2 == 0x10 and fm2 == 0x13a and fs3 == 0 and fe3 == 0x1c and fm3 == 0x37d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dba; op2val:0xc13a;
op3val:0x737d; valaddr_reg:x8; val_offset:36*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 36*FLEN/8, x10, x1, x4)

inst_37:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ba and fs2 == 1 and fe2 == 0x10 and fm2 == 0x13a and fs3 == 0 and fe3 == 0x1c and fm3 == 0x37d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dba; op2val:0xc13a;
op3val:0x737d; valaddr_reg:x8; val_offset:39*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 39*FLEN/8, x10, x1, x4)

inst_38:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ba and fs2 == 1 and fe2 == 0x10 and fm2 == 0x13a and fs3 == 0 and fe3 == 0x1c and fm3 == 0x37d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dba; op2val:0xc13a;
op3val:0x737d; valaddr_reg:x8; val_offset:42*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 42*FLEN/8, x10, x1, x4)

inst_39:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ba and fs2 == 1 and fe2 == 0x10 and fm2 == 0x13a and fs3 == 0 and fe3 == 0x1c and fm3 == 0x37d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dba; op2val:0xc13a;
op3val:0x737d; valaddr_reg:x8; val_offset:45*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 45*FLEN/8, x10, x1, x4)

inst_40:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x11e and fs2 == 1 and fe2 == 0x12 and fm2 == 0x2aa and fs3 == 0 and fe3 == 0x1d and fm3 == 0x044 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x651e; op2val:0xcaaa;
op3val:0x7444; valaddr_reg:x8; val_offset:48*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 48*FLEN/8, x10, x1, x4)

inst_41:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x11e and fs2 == 1 and fe2 == 0x12 and fm2 == 0x2aa and fs3 == 0 and fe3 == 0x1d and fm3 == 0x044 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x651e; op2val:0xcaaa;
op3val:0x7444; valaddr_reg:x8; val_offset:51*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 51*FLEN/8, x10, x1, x4)

inst_42:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x11e and fs2 == 1 and fe2 == 0x12 and fm2 == 0x2aa and fs3 == 0 and fe3 == 0x1d and fm3 == 0x044 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x651e; op2val:0xcaaa;
op3val:0x7444; valaddr_reg:x8; val_offset:54*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 54*FLEN/8, x10, x1, x4)

inst_43:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x11e and fs2 == 1 and fe2 == 0x12 and fm2 == 0x2aa and fs3 == 0 and fe3 == 0x1d and fm3 == 0x044 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x651e; op2val:0xcaaa;
op3val:0x7444; valaddr_reg:x8; val_offset:57*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 57*FLEN/8, x10, x1, x4)

inst_44:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x11e and fs2 == 1 and fe2 == 0x12 and fm2 == 0x2aa and fs3 == 0 and fe3 == 0x1d and fm3 == 0x044 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x651e; op2val:0xcaaa;
op3val:0x7444; valaddr_reg:x8; val_offset:60*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 60*FLEN/8, x10, x1, x4)

inst_45:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x285 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x336 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7685; op2val:0xc06c;
op3val:0x7b36; valaddr_reg:x8; val_offset:63*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 63*FLEN/8, x10, x1, x4)

inst_46:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x285 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x336 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7685; op2val:0xc06c;
op3val:0x7b36; valaddr_reg:x8; val_offset:66*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 66*FLEN/8, x10, x1, x4)

inst_47:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x285 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x336 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7685; op2val:0xc06c;
op3val:0x7b36; valaddr_reg:x8; val_offset:69*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 69*FLEN/8, x10, x1, x4)

inst_48:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x285 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x336 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7685; op2val:0xc06c;
op3val:0x7b36; valaddr_reg:x8; val_offset:72*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 72*FLEN/8, x10, x1, x4)

inst_49:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x285 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x336 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7685; op2val:0xc06c;
op3val:0x7b36; valaddr_reg:x8; val_offset:75*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 75*FLEN/8, x10, x1, x4)

inst_50:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x20f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0cd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x346 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x760f; op2val:0xb4cd;
op3val:0x6f46; valaddr_reg:x8; val_offset:78*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 78*FLEN/8, x10, x1, x4)

inst_51:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x20f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0cd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x346 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x760f; op2val:0xb4cd;
op3val:0x6f46; valaddr_reg:x8; val_offset:81*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 81*FLEN/8, x10, x1, x4)

inst_52:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x20f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0cd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x346 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x760f; op2val:0xb4cd;
op3val:0x6f46; valaddr_reg:x8; val_offset:84*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 84*FLEN/8, x10, x1, x4)

inst_53:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x20f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0cd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x346 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x760f; op2val:0xb4cd;
op3val:0x6f46; valaddr_reg:x8; val_offset:87*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 87*FLEN/8, x10, x1, x4)

inst_54:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x20f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0cd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x346 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x760f; op2val:0xb4cd;
op3val:0x6f46; valaddr_reg:x8; val_offset:90*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 90*FLEN/8, x10, x1, x4)

inst_55:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x021 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ed and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7421; op2val:0xc3ad;
op3val:0x7bed; valaddr_reg:x8; val_offset:93*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 93*FLEN/8, x10, x1, x4)

inst_56:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x021 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ed and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7421; op2val:0xc3ad;
op3val:0x7bed; valaddr_reg:x8; val_offset:96*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 96*FLEN/8, x10, x1, x4)

inst_57:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x021 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ed and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7421; op2val:0xc3ad;
op3val:0x7bed; valaddr_reg:x8; val_offset:99*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 99*FLEN/8, x10, x1, x4)

inst_58:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x021 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ed and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7421; op2val:0xc3ad;
op3val:0x7bed; valaddr_reg:x8; val_offset:102*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 102*FLEN/8, x10, x1, x4)

inst_59:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x021 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ed and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7421; op2val:0xc3ad;
op3val:0x7bed; valaddr_reg:x8; val_offset:105*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 105*FLEN/8, x10, x1, x4)

inst_60:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x009 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0e9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0f5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c09; op2val:0xc8e9;
op3val:0x78f5; valaddr_reg:x8; val_offset:108*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 108*FLEN/8, x10, x1, x4)

inst_61:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x009 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0e9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0f5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c09; op2val:0xc8e9;
op3val:0x78f5; valaddr_reg:x8; val_offset:111*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 111*FLEN/8, x10, x1, x4)

inst_62:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x009 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0e9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0f5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c09; op2val:0xc8e9;
op3val:0x78f5; valaddr_reg:x8; val_offset:114*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 114*FLEN/8, x10, x1, x4)

inst_63:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x009 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0e9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0f5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c09; op2val:0xc8e9;
op3val:0x78f5; valaddr_reg:x8; val_offset:117*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 117*FLEN/8, x10, x1, x4)

inst_64:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x009 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0e9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0f5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c09; op2val:0xc8e9;
op3val:0x78f5; valaddr_reg:x8; val_offset:120*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 120*FLEN/8, x10, x1, x4)

inst_65:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x301 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x148 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7608; op2val:0xbf01;
op3val:0x7948; valaddr_reg:x8; val_offset:123*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 123*FLEN/8, x10, x1, x4)

inst_66:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x301 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x148 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7608; op2val:0xbf01;
op3val:0x7948; valaddr_reg:x8; val_offset:126*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 126*FLEN/8, x10, x1, x4)

inst_67:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x301 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x148 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7608; op2val:0xbf01;
op3val:0x7948; valaddr_reg:x8; val_offset:129*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 129*FLEN/8, x10, x1, x4)

inst_68:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x301 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x148 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7608; op2val:0xbf01;
op3val:0x7948; valaddr_reg:x8; val_offset:132*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 132*FLEN/8, x10, x1, x4)

inst_69:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x301 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x148 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7608; op2val:0xbf01;
op3val:0x7948; valaddr_reg:x8; val_offset:135*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 135*FLEN/8, x10, x1, x4)

inst_70:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x169 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x015 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x187 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7569; op2val:0xc015;
op3val:0x7987; valaddr_reg:x8; val_offset:138*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 138*FLEN/8, x10, x1, x4)

inst_71:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x169 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x015 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x187 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7569; op2val:0xc015;
op3val:0x7987; valaddr_reg:x8; val_offset:141*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 141*FLEN/8, x10, x1, x4)

inst_72:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x169 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x015 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x187 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7569; op2val:0xc015;
op3val:0x7987; valaddr_reg:x8; val_offset:144*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 144*FLEN/8, x10, x1, x4)

inst_73:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x169 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x015 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x187 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7569; op2val:0xc015;
op3val:0x7987; valaddr_reg:x8; val_offset:147*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 147*FLEN/8, x10, x1, x4)

inst_74:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x169 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x015 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x187 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7569; op2val:0xc015;
op3val:0x7987; valaddr_reg:x8; val_offset:150*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 150*FLEN/8, x10, x1, x4)

inst_75:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x139 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x131 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77f5; op2val:0xbd39;
op3val:0x7931; valaddr_reg:x8; val_offset:153*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 153*FLEN/8, x10, x1, x4)

inst_76:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x139 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x131 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77f5; op2val:0xbd39;
op3val:0x7931; valaddr_reg:x8; val_offset:156*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 156*FLEN/8, x10, x1, x4)

inst_77:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x139 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x131 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77f5; op2val:0xbd39;
op3val:0x7931; valaddr_reg:x8; val_offset:159*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 159*FLEN/8, x10, x1, x4)

inst_78:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x139 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x131 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77f5; op2val:0xbd39;
op3val:0x7931; valaddr_reg:x8; val_offset:162*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 162*FLEN/8, x10, x1, x4)

inst_79:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x139 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x131 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77f5; op2val:0xbd39;
op3val:0x7931; valaddr_reg:x8; val_offset:165*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 165*FLEN/8, x10, x1, x4)

inst_80:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x335 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x129 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b35; op2val:0xb929;
op3val:0x78a6; valaddr_reg:x8; val_offset:168*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 168*FLEN/8, x10, x1, x4)

inst_81:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x335 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x129 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b35; op2val:0xb929;
op3val:0x78a6; valaddr_reg:x8; val_offset:171*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 171*FLEN/8, x10, x1, x4)

inst_82:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x335 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x129 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b35; op2val:0xb929;
op3val:0x78a6; valaddr_reg:x8; val_offset:174*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 174*FLEN/8, x10, x1, x4)

inst_83:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x335 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x129 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b35; op2val:0xb929;
op3val:0x78a6; valaddr_reg:x8; val_offset:177*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 177*FLEN/8, x10, x1, x4)

inst_84:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x335 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x129 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b35; op2val:0xb929;
op3val:0x78a6; valaddr_reg:x8; val_offset:180*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 180*FLEN/8, x10, x1, x4)

inst_85:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x08b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x33f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x708b; op2val:0xb73f;
op3val:0x6c1e; valaddr_reg:x8; val_offset:183*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 183*FLEN/8, x10, x1, x4)

inst_86:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x08b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x33f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x708b; op2val:0xb73f;
op3val:0x6c1e; valaddr_reg:x8; val_offset:186*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 186*FLEN/8, x10, x1, x4)

inst_87:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x08b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x33f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x708b; op2val:0xb73f;
op3val:0x6c1e; valaddr_reg:x8; val_offset:189*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 189*FLEN/8, x10, x1, x4)

inst_88:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x08b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x33f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x708b; op2val:0xb73f;
op3val:0x6c1e; valaddr_reg:x8; val_offset:192*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 192*FLEN/8, x10, x1, x4)

inst_89:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x08b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x33f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x708b; op2val:0xb73f;
op3val:0x6c1e; valaddr_reg:x8; val_offset:195*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 195*FLEN/8, x10, x1, x4)

inst_90:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x390 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x021 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3d0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b90; op2val:0xb821;
op3val:0x77d0; valaddr_reg:x8; val_offset:198*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 198*FLEN/8, x10, x1, x4)

inst_91:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x390 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x021 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3d0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b90; op2val:0xb821;
op3val:0x77d0; valaddr_reg:x8; val_offset:201*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 201*FLEN/8, x10, x1, x4)

inst_92:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x390 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x021 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3d0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b90; op2val:0xb821;
op3val:0x77d0; valaddr_reg:x8; val_offset:204*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 204*FLEN/8, x10, x1, x4)

inst_93:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x390 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x021 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3d0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b90; op2val:0xb821;
op3val:0x77d0; valaddr_reg:x8; val_offset:207*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 207*FLEN/8, x10, x1, x4)

inst_94:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x390 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x021 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3d0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b90; op2val:0xb821;
op3val:0x77d0; valaddr_reg:x8; val_offset:210*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 210*FLEN/8, x10, x1, x4)

inst_95:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x233 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x390 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7233; op2val:0xc4e1;
op3val:0x7b90; valaddr_reg:x8; val_offset:213*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 213*FLEN/8, x10, x1, x4)

inst_96:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x233 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x390 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7233; op2val:0xc4e1;
op3val:0x7b90; valaddr_reg:x8; val_offset:216*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 216*FLEN/8, x10, x1, x4)

inst_97:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x233 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x390 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7233; op2val:0xc4e1;
op3val:0x7b90; valaddr_reg:x8; val_offset:219*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 219*FLEN/8, x10, x1, x4)

inst_98:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x233 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x390 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7233; op2val:0xc4e1;
op3val:0x7b90; valaddr_reg:x8; val_offset:222*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 222*FLEN/8, x10, x1, x4)

inst_99:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x233 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x390 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7233; op2val:0xc4e1;
op3val:0x7b90; valaddr_reg:x8; val_offset:225*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 225*FLEN/8, x10, x1, x4)

inst_100:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0a1 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x109 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78a1; op2val:0xbd09;
op3val:0x79d4; valaddr_reg:x8; val_offset:228*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 228*FLEN/8, x10, x1, x4)

inst_101:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0a1 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x109 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78a1; op2val:0xbd09;
op3val:0x79d4; valaddr_reg:x8; val_offset:231*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 231*FLEN/8, x10, x1, x4)

inst_102:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0a1 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x109 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78a1; op2val:0xbd09;
op3val:0x79d4; valaddr_reg:x8; val_offset:234*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 234*FLEN/8, x10, x1, x4)

inst_103:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0a1 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x109 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78a1; op2val:0xbd09;
op3val:0x79d4; valaddr_reg:x8; val_offset:237*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 237*FLEN/8, x10, x1, x4)

inst_104:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0a1 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x109 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78a1; op2val:0xbd09;
op3val:0x79d4; valaddr_reg:x8; val_offset:240*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 240*FLEN/8, x10, x1, x4)

inst_105:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x130 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x091 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0b; op2val:0xb530;
op3val:0x7491; valaddr_reg:x8; val_offset:243*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 243*FLEN/8, x10, x1, x4)

inst_106:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x130 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x091 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0b; op2val:0xb530;
op3val:0x7491; valaddr_reg:x8; val_offset:246*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 246*FLEN/8, x10, x1, x4)

inst_107:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x130 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x091 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0b; op2val:0xb530;
op3val:0x7491; valaddr_reg:x8; val_offset:249*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 249*FLEN/8, x10, x1, x4)

inst_108:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x130 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x091 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0b; op2val:0xb530;
op3val:0x7491; valaddr_reg:x8; val_offset:252*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 252*FLEN/8, x10, x1, x4)

inst_109:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x130 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x091 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0b; op2val:0xb530;
op3val:0x7491; valaddr_reg:x8; val_offset:255*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 255*FLEN/8, x10, x1, x4)

inst_110:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b4 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ec and fs3 == 0 and fe3 == 0x1e and fm3 == 0x305 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b4; op2val:0xc0ec;
op3val:0x7b05; valaddr_reg:x8; val_offset:258*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 258*FLEN/8, x10, x1, x4)

inst_111:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b4 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ec and fs3 == 0 and fe3 == 0x1e and fm3 == 0x305 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b4; op2val:0xc0ec;
op3val:0x7b05; valaddr_reg:x8; val_offset:261*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 261*FLEN/8, x10, x1, x4)

inst_112:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b4 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ec and fs3 == 0 and fe3 == 0x1e and fm3 == 0x305 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b4; op2val:0xc0ec;
op3val:0x7b05; valaddr_reg:x8; val_offset:264*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 264*FLEN/8, x10, x1, x4)

inst_113:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b4 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ec and fs3 == 0 and fe3 == 0x1e and fm3 == 0x305 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b4; op2val:0xc0ec;
op3val:0x7b05; valaddr_reg:x8; val_offset:267*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 267*FLEN/8, x10, x1, x4)

inst_114:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b4 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ec and fs3 == 0 and fe3 == 0x1e and fm3 == 0x305 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b4; op2val:0xc0ec;
op3val:0x7b05; valaddr_reg:x8; val_offset:270*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 270*FLEN/8, x10, x1, x4)

inst_115:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x051 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1a9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x21c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7051; op2val:0xc5a9;
op3val:0x7a1c; valaddr_reg:x8; val_offset:273*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 273*FLEN/8, x10, x1, x4)

inst_116:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x051 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1a9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x21c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7051; op2val:0xc5a9;
op3val:0x7a1c; valaddr_reg:x8; val_offset:276*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 276*FLEN/8, x10, x1, x4)

inst_117:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x051 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1a9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x21c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7051; op2val:0xc5a9;
op3val:0x7a1c; valaddr_reg:x8; val_offset:279*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 279*FLEN/8, x10, x1, x4)

inst_118:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x051 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1a9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x21c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7051; op2val:0xc5a9;
op3val:0x7a1c; valaddr_reg:x8; val_offset:282*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 282*FLEN/8, x10, x1, x4)

inst_119:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x051 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1a9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x21c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7051; op2val:0xc5a9;
op3val:0x7a1c; valaddr_reg:x8; val_offset:285*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 285*FLEN/8, x10, x1, x4)

inst_120:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x23e and fs2 == 1 and fe2 == 0x11 and fm2 == 0x311 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x184 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e3e; op2val:0xc711;
op3val:0x7984; valaddr_reg:x8; val_offset:288*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 288*FLEN/8, x10, x1, x4)

inst_121:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x23e and fs2 == 1 and fe2 == 0x11 and fm2 == 0x311 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x184 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e3e; op2val:0xc711;
op3val:0x7984; valaddr_reg:x8; val_offset:291*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 291*FLEN/8, x10, x1, x4)

inst_122:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x23e and fs2 == 1 and fe2 == 0x11 and fm2 == 0x311 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x184 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e3e; op2val:0xc711;
op3val:0x7984; valaddr_reg:x8; val_offset:294*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 294*FLEN/8, x10, x1, x4)

inst_123:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x23e and fs2 == 1 and fe2 == 0x11 and fm2 == 0x311 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x184 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e3e; op2val:0xc711;
op3val:0x7984; valaddr_reg:x8; val_offset:297*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 297*FLEN/8, x10, x1, x4)

inst_124:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x23e and fs2 == 1 and fe2 == 0x11 and fm2 == 0x311 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x184 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e3e; op2val:0xc711;
op3val:0x7984; valaddr_reg:x8; val_offset:300*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 300*FLEN/8, x10, x1, x4)

inst_125:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x169 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x398 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799d; op2val:0xbd69;
op3val:0x7b98; valaddr_reg:x8; val_offset:303*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 303*FLEN/8, x10, x1, x4)

inst_126:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x169 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x398 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799d; op2val:0xbd69;
op3val:0x7b98; valaddr_reg:x8; val_offset:306*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 306*FLEN/8, x10, x1, x4)

inst_127:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x169 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x398 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799d; op2val:0xbd69;
op3val:0x7b98; valaddr_reg:x8; val_offset:309*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 309*FLEN/8, x10, x1, x4)

inst_128:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x169 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x398 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799d; op2val:0xbd69;
op3val:0x7b98; valaddr_reg:x8; val_offset:312*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 312*FLEN/8, x10, x1, x4)

inst_129:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x169 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x398 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799d; op2val:0xbd69;
op3val:0x7b98; valaddr_reg:x8; val_offset:315*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 315*FLEN/8, x10, x1, x4)

inst_130:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2be and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x006 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abe; op2val:0xb8c6;
op3val:0x7806; valaddr_reg:x8; val_offset:318*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 318*FLEN/8, x10, x1, x4)

inst_131:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2be and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x006 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abe; op2val:0xb8c6;
op3val:0x7806; valaddr_reg:x8; val_offset:321*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 321*FLEN/8, x10, x1, x4)

inst_132:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2be and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x006 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abe; op2val:0xb8c6;
op3val:0x7806; valaddr_reg:x8; val_offset:324*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 324*FLEN/8, x10, x1, x4)

inst_133:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2be and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x006 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abe; op2val:0xb8c6;
op3val:0x7806; valaddr_reg:x8; val_offset:327*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 327*FLEN/8, x10, x1, x4)

inst_134:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2be and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x006 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abe; op2val:0xb8c6;
op3val:0x7806; valaddr_reg:x8; val_offset:330*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 330*FLEN/8, x10, x1, x4)

inst_135:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x252 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x213 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0cd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7252; op2val:0xba13;
op3val:0x70cd; valaddr_reg:x8; val_offset:333*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 333*FLEN/8, x10, x1, x4)

inst_136:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x252 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x213 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0cd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7252; op2val:0xba13;
op3val:0x70cd; valaddr_reg:x8; val_offset:336*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 336*FLEN/8, x10, x1, x4)

inst_137:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x252 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x213 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0cd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7252; op2val:0xba13;
op3val:0x70cd; valaddr_reg:x8; val_offset:339*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 339*FLEN/8, x10, x1, x4)

inst_138:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x252 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x213 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0cd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7252; op2val:0xba13;
op3val:0x70cd; valaddr_reg:x8; val_offset:342*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 342*FLEN/8, x10, x1, x4)

inst_139:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x252 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x213 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0cd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7252; op2val:0xba13;
op3val:0x70cd; valaddr_reg:x8; val_offset:345*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 345*FLEN/8, x10, x1, x4)

inst_140:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x013 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x783a; op2val:0xbbb6;
op3val:0x7813; valaddr_reg:x8; val_offset:348*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 348*FLEN/8, x10, x1, x4)

inst_141:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x013 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x783a; op2val:0xbbb6;
op3val:0x7813; valaddr_reg:x8; val_offset:351*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 351*FLEN/8, x10, x1, x4)

inst_142:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x013 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x783a; op2val:0xbbb6;
op3val:0x7813; valaddr_reg:x8; val_offset:354*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 354*FLEN/8, x10, x1, x4)

inst_143:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x013 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x783a; op2val:0xbbb6;
op3val:0x7813; valaddr_reg:x8; val_offset:357*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 357*FLEN/8, x10, x1, x4)

inst_144:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x013 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x783a; op2val:0xbbb6;
op3val:0x7813; valaddr_reg:x8; val_offset:360*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 360*FLEN/8, x10, x1, x4)

inst_145:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x091 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x252 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x338 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c91; op2val:0xca52;
op3val:0x7b38; valaddr_reg:x8; val_offset:363*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 363*FLEN/8, x10, x1, x4)

inst_146:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x091 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x252 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x338 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c91; op2val:0xca52;
op3val:0x7b38; valaddr_reg:x8; val_offset:366*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 366*FLEN/8, x10, x1, x4)

inst_147:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x091 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x252 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x338 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c91; op2val:0xca52;
op3val:0x7b38; valaddr_reg:x8; val_offset:369*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 369*FLEN/8, x10, x1, x4)

inst_148:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x091 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x252 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x338 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c91; op2val:0xca52;
op3val:0x7b38; valaddr_reg:x8; val_offset:372*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 372*FLEN/8, x10, x1, x4)

inst_149:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x091 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x252 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x338 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c91; op2val:0xca52;
op3val:0x7b38; valaddr_reg:x8; val_offset:375*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 375*FLEN/8, x10, x1, x4)

inst_150:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x187 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x780e; op2val:0xbd87;
op3val:0x799b; valaddr_reg:x8; val_offset:378*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 378*FLEN/8, x10, x1, x4)

inst_151:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x187 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x780e; op2val:0xbd87;
op3val:0x799b; valaddr_reg:x8; val_offset:381*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 381*FLEN/8, x10, x1, x4)

inst_152:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x187 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x780e; op2val:0xbd87;
op3val:0x799b; valaddr_reg:x8; val_offset:384*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 384*FLEN/8, x10, x1, x4)

inst_153:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x187 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x780e; op2val:0xbd87;
op3val:0x799b; valaddr_reg:x8; val_offset:387*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 387*FLEN/8, x10, x1, x4)

inst_154:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x187 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x780e; op2val:0xbd87;
op3val:0x799b; valaddr_reg:x8; val_offset:390*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 390*FLEN/8, x10, x1, x4)

inst_155:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x309 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06f and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3cd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7309; op2val:0xbc6f;
op3val:0x73cd; valaddr_reg:x8; val_offset:393*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 393*FLEN/8, x10, x1, x4)

inst_156:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x309 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06f and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3cd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7309; op2val:0xbc6f;
op3val:0x73cd; valaddr_reg:x8; val_offset:396*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 396*FLEN/8, x10, x1, x4)

inst_157:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x309 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06f and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3cd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7309; op2val:0xbc6f;
op3val:0x73cd; valaddr_reg:x8; val_offset:399*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 399*FLEN/8, x10, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_158:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x309 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06f and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3cd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7309; op2val:0xbc6f;
op3val:0x73cd; valaddr_reg:x8; val_offset:402*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 402*FLEN/8, x10, x1, x4)

inst_159:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x309 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06f and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3cd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7309; op2val:0xbc6f;
op3val:0x73cd; valaddr_reg:x8; val_offset:405*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 405*FLEN/8, x10, x1, x4)

inst_160:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x21b and fs2 == 1 and fe2 == 0x13 and fm2 == 0x331 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x17d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x621b; op2val:0xcf31;
op3val:0x757d; valaddr_reg:x8; val_offset:408*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 408*FLEN/8, x10, x1, x4)

inst_161:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x21b and fs2 == 1 and fe2 == 0x13 and fm2 == 0x331 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x17d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x621b; op2val:0xcf31;
op3val:0x757d; valaddr_reg:x8; val_offset:411*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 411*FLEN/8, x10, x1, x4)

inst_162:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x21b and fs2 == 1 and fe2 == 0x13 and fm2 == 0x331 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x17d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x621b; op2val:0xcf31;
op3val:0x757d; valaddr_reg:x8; val_offset:414*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 414*FLEN/8, x10, x1, x4)

inst_163:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x21b and fs2 == 1 and fe2 == 0x13 and fm2 == 0x331 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x17d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x621b; op2val:0xcf31;
op3val:0x757d; valaddr_reg:x8; val_offset:417*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 417*FLEN/8, x10, x1, x4)

inst_164:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x21b and fs2 == 1 and fe2 == 0x13 and fm2 == 0x331 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x17d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x621b; op2val:0xcf31;
op3val:0x757d; valaddr_reg:x8; val_offset:420*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 420*FLEN/8, x10, x1, x4)

inst_165:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x044 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x258 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7444; op2val:0xbe58;
op3val:0x76c5; valaddr_reg:x8; val_offset:423*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 423*FLEN/8, x10, x1, x4)

inst_166:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x044 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x258 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7444; op2val:0xbe58;
op3val:0x76c5; valaddr_reg:x8; val_offset:426*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 426*FLEN/8, x10, x1, x4)

inst_167:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x044 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x258 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7444; op2val:0xbe58;
op3val:0x76c5; valaddr_reg:x8; val_offset:429*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 429*FLEN/8, x10, x1, x4)

inst_168:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x044 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x258 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7444; op2val:0xbe58;
op3val:0x76c5; valaddr_reg:x8; val_offset:432*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 432*FLEN/8, x10, x1, x4)

inst_169:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x044 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x258 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7444; op2val:0xbe58;
op3val:0x76c5; valaddr_reg:x8; val_offset:435*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 435*FLEN/8, x10, x1, x4)

inst_170:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x207 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ab and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7607; op2val:0xc06d;
op3val:0x7aab; valaddr_reg:x8; val_offset:438*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 438*FLEN/8, x10, x1, x4)

inst_171:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x207 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ab and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7607; op2val:0xc06d;
op3val:0x7aab; valaddr_reg:x8; val_offset:441*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 441*FLEN/8, x10, x1, x4)

inst_172:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x207 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ab and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7607; op2val:0xc06d;
op3val:0x7aab; valaddr_reg:x8; val_offset:444*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 444*FLEN/8, x10, x1, x4)

inst_173:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x207 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ab and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7607; op2val:0xc06d;
op3val:0x7aab; valaddr_reg:x8; val_offset:447*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 447*FLEN/8, x10, x1, x4)

inst_174:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x207 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ab and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7607; op2val:0xc06d;
op3val:0x7aab; valaddr_reg:x8; val_offset:450*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 450*FLEN/8, x10, x1, x4)

inst_175:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x320 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x24a and fs3 == 0 and fe3 == 0x1c and fm3 == 0x19b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b20; op2val:0xb24a;
op3val:0x719b; valaddr_reg:x8; val_offset:453*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 453*FLEN/8, x10, x1, x4)

inst_176:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x320 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x24a and fs3 == 0 and fe3 == 0x1c and fm3 == 0x19b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b20; op2val:0xb24a;
op3val:0x719b; valaddr_reg:x8; val_offset:456*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 456*FLEN/8, x10, x1, x4)

inst_177:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x320 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x24a and fs3 == 0 and fe3 == 0x1c and fm3 == 0x19b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b20; op2val:0xb24a;
op3val:0x719b; valaddr_reg:x8; val_offset:459*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 459*FLEN/8, x10, x1, x4)

inst_178:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x320 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x24a and fs3 == 0 and fe3 == 0x1c and fm3 == 0x19b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b20; op2val:0xb24a;
op3val:0x719b; valaddr_reg:x8; val_offset:462*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 462*FLEN/8, x10, x1, x4)

inst_179:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x320 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x24a and fs3 == 0 and fe3 == 0x1c and fm3 == 0x19b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b20; op2val:0xb24a;
op3val:0x719b; valaddr_reg:x8; val_offset:465*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 465*FLEN/8, x10, x1, x4)

inst_180:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x256 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2b5 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x150 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7656; op2val:0xb6b5;
op3val:0x7150; valaddr_reg:x8; val_offset:468*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 468*FLEN/8, x10, x1, x4)

inst_181:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x256 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2b5 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x150 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7656; op2val:0xb6b5;
op3val:0x7150; valaddr_reg:x8; val_offset:471*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 471*FLEN/8, x10, x1, x4)

inst_182:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x256 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2b5 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x150 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7656; op2val:0xb6b5;
op3val:0x7150; valaddr_reg:x8; val_offset:474*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 474*FLEN/8, x10, x1, x4)

inst_183:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x256 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2b5 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x150 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7656; op2val:0xb6b5;
op3val:0x7150; valaddr_reg:x8; val_offset:477*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 477*FLEN/8, x10, x1, x4)

inst_184:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x256 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2b5 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x150 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7656; op2val:0xb6b5;
op3val:0x7150; valaddr_reg:x8; val_offset:480*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 480*FLEN/8, x10, x1, x4)

inst_185:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x794d; op2val:0xbde1;
op3val:0x7bcb; valaddr_reg:x8; val_offset:483*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 483*FLEN/8, x10, x1, x4)

inst_186:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x794d; op2val:0xbde1;
op3val:0x7bcb; valaddr_reg:x8; val_offset:486*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 486*FLEN/8, x10, x1, x4)

inst_187:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x794d; op2val:0xbde1;
op3val:0x7bcb; valaddr_reg:x8; val_offset:489*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 489*FLEN/8, x10, x1, x4)

inst_188:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x794d; op2val:0xbde1;
op3val:0x7bcb; valaddr_reg:x8; val_offset:492*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 492*FLEN/8, x10, x1, x4)

inst_189:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x794d; op2val:0xbde1;
op3val:0x7bcb; valaddr_reg:x8; val_offset:495*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 495*FLEN/8, x10, x1, x4)

inst_190:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x274 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x398 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x220 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7274; op2val:0xc398;
op3val:0x7a20; valaddr_reg:x8; val_offset:498*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 498*FLEN/8, x10, x1, x4)

inst_191:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x274 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x398 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x220 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7274; op2val:0xc398;
op3val:0x7a20; valaddr_reg:x8; val_offset:501*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 501*FLEN/8, x10, x1, x4)

inst_192:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x274 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x398 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x220 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7274; op2val:0xc398;
op3val:0x7a20; valaddr_reg:x8; val_offset:504*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 504*FLEN/8, x10, x1, x4)

inst_193:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x274 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x398 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x220 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7274; op2val:0xc398;
op3val:0x7a20; valaddr_reg:x8; val_offset:507*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 507*FLEN/8, x10, x1, x4)

inst_194:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x274 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x398 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x220 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7274; op2val:0xc398;
op3val:0x7a20; valaddr_reg:x8; val_offset:510*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 510*FLEN/8, x10, x1, x4)

inst_195:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0cc and fs2 == 1 and fe2 == 0x0a and fm2 == 0x1a5 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x2c5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74cc; op2val:0xa9a5;
op3val:0x62c5; valaddr_reg:x8; val_offset:513*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 513*FLEN/8, x10, x1, x4)

inst_196:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0cc and fs2 == 1 and fe2 == 0x0a and fm2 == 0x1a5 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x2c5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74cc; op2val:0xa9a5;
op3val:0x62c5; valaddr_reg:x8; val_offset:516*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 516*FLEN/8, x10, x1, x4)

inst_197:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0cc and fs2 == 1 and fe2 == 0x0a and fm2 == 0x1a5 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x2c5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74cc; op2val:0xa9a5;
op3val:0x62c5; valaddr_reg:x8; val_offset:519*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 519*FLEN/8, x10, x1, x4)

inst_198:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0cc and fs2 == 1 and fe2 == 0x0a and fm2 == 0x1a5 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x2c5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74cc; op2val:0xa9a5;
op3val:0x62c5; valaddr_reg:x8; val_offset:522*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 522*FLEN/8, x10, x1, x4)

inst_199:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0cc and fs2 == 1 and fe2 == 0x0a and fm2 == 0x1a5 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x2c5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74cc; op2val:0xa9a5;
op3val:0x62c5; valaddr_reg:x8; val_offset:525*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 525*FLEN/8, x10, x1, x4)

inst_200:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x21c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x327 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x177 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a1c; op2val:0xb727;
op3val:0x7577; valaddr_reg:x8; val_offset:528*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 528*FLEN/8, x10, x1, x4)

inst_201:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x21c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x327 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x177 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a1c; op2val:0xb727;
op3val:0x7577; valaddr_reg:x8; val_offset:531*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 531*FLEN/8, x10, x1, x4)

inst_202:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x21c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x327 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x177 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a1c; op2val:0xb727;
op3val:0x7577; valaddr_reg:x8; val_offset:534*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 534*FLEN/8, x10, x1, x4)

inst_203:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x21c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x327 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x177 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a1c; op2val:0xb727;
op3val:0x7577; valaddr_reg:x8; val_offset:537*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 537*FLEN/8, x10, x1, x4)

inst_204:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x21c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x327 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x177 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a1c; op2val:0xb727;
op3val:0x7577; valaddr_reg:x8; val_offset:540*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 540*FLEN/8, x10, x1, x4)

inst_205:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x171 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x11e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2f7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7171; op2val:0xc11e;
op3val:0x76f7; valaddr_reg:x8; val_offset:543*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 543*FLEN/8, x10, x1, x4)

inst_206:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x171 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x11e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2f7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7171; op2val:0xc11e;
op3val:0x76f7; valaddr_reg:x8; val_offset:546*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 546*FLEN/8, x10, x1, x4)

inst_207:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x171 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x11e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2f7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7171; op2val:0xc11e;
op3val:0x76f7; valaddr_reg:x8; val_offset:549*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 549*FLEN/8, x10, x1, x4)

inst_208:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x171 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x11e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2f7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7171; op2val:0xc11e;
op3val:0x76f7; valaddr_reg:x8; val_offset:552*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 552*FLEN/8, x10, x1, x4)

inst_209:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x171 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x11e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2f7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7171; op2val:0xc11e;
op3val:0x76f7; valaddr_reg:x8; val_offset:555*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 555*FLEN/8, x10, x1, x4)

inst_210:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x314 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x28e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7369; op2val:0xbf14;
op3val:0x768e; valaddr_reg:x8; val_offset:558*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 558*FLEN/8, x10, x1, x4)

inst_211:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x314 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x28e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7369; op2val:0xbf14;
op3val:0x768e; valaddr_reg:x8; val_offset:561*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 561*FLEN/8, x10, x1, x4)

inst_212:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x314 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x28e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7369; op2val:0xbf14;
op3val:0x768e; valaddr_reg:x8; val_offset:564*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 564*FLEN/8, x10, x1, x4)

inst_213:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x314 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x28e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7369; op2val:0xbf14;
op3val:0x768e; valaddr_reg:x8; val_offset:567*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 567*FLEN/8, x10, x1, x4)

inst_214:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x314 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x28e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7369; op2val:0xbf14;
op3val:0x768e; valaddr_reg:x8; val_offset:570*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 570*FLEN/8, x10, x1, x4)

inst_215:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x37f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2af and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7722; op2val:0xbb7f;
op3val:0x76af; valaddr_reg:x8; val_offset:573*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 573*FLEN/8, x10, x1, x4)

inst_216:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x37f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2af and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7722; op2val:0xbb7f;
op3val:0x76af; valaddr_reg:x8; val_offset:576*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 576*FLEN/8, x10, x1, x4)

inst_217:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x37f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2af and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7722; op2val:0xbb7f;
op3val:0x76af; valaddr_reg:x8; val_offset:579*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 579*FLEN/8, x10, x1, x4)

inst_218:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x37f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2af and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7722; op2val:0xbb7f;
op3val:0x76af; valaddr_reg:x8; val_offset:582*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 582*FLEN/8, x10, x1, x4)

inst_219:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x37f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2af and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7722; op2val:0xbb7f;
op3val:0x76af; valaddr_reg:x8; val_offset:585*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 585*FLEN/8, x10, x1, x4)

inst_220:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3d9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x09e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b4; op2val:0xb7d9;
op3val:0x749e; valaddr_reg:x8; val_offset:588*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 588*FLEN/8, x10, x1, x4)

inst_221:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3d9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x09e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b4; op2val:0xb7d9;
op3val:0x749e; valaddr_reg:x8; val_offset:591*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 591*FLEN/8, x10, x1, x4)

inst_222:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3d9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x09e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b4; op2val:0xb7d9;
op3val:0x749e; valaddr_reg:x8; val_offset:594*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 594*FLEN/8, x10, x1, x4)

inst_223:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3d9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x09e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b4; op2val:0xb7d9;
op3val:0x749e; valaddr_reg:x8; val_offset:597*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 597*FLEN/8, x10, x1, x4)

inst_224:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3d9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x09e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b4; op2val:0xb7d9;
op3val:0x749e; valaddr_reg:x8; val_offset:600*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 600*FLEN/8, x10, x1, x4)

inst_225:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x215 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x32b and fs3 == 0 and fe3 == 0x1b and fm3 == 0x174 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e15; op2val:0xbb2b;
op3val:0x6d74; valaddr_reg:x8; val_offset:603*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 603*FLEN/8, x10, x1, x4)

inst_226:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x215 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x32b and fs3 == 0 and fe3 == 0x1b and fm3 == 0x174 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e15; op2val:0xbb2b;
op3val:0x6d74; valaddr_reg:x8; val_offset:606*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 606*FLEN/8, x10, x1, x4)

inst_227:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x215 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x32b and fs3 == 0 and fe3 == 0x1b and fm3 == 0x174 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e15; op2val:0xbb2b;
op3val:0x6d74; valaddr_reg:x8; val_offset:609*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 609*FLEN/8, x10, x1, x4)

inst_228:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x215 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x32b and fs3 == 0 and fe3 == 0x1b and fm3 == 0x174 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e15; op2val:0xbb2b;
op3val:0x6d74; valaddr_reg:x8; val_offset:612*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 612*FLEN/8, x10, x1, x4)

inst_229:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x215 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x32b and fs3 == 0 and fe3 == 0x1b and fm3 == 0x174 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e15; op2val:0xbb2b;
op3val:0x6d74; valaddr_reg:x8; val_offset:615*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 615*FLEN/8, x10, x1, x4)

inst_230:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2d0 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x02a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ed0; op2val:0xc4e3;
op3val:0x782a; valaddr_reg:x8; val_offset:618*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 618*FLEN/8, x10, x1, x4)

inst_231:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2d0 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x02a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ed0; op2val:0xc4e3;
op3val:0x782a; valaddr_reg:x8; val_offset:621*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 621*FLEN/8, x10, x1, x4)

inst_232:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2d0 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x02a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ed0; op2val:0xc4e3;
op3val:0x782a; valaddr_reg:x8; val_offset:624*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 624*FLEN/8, x10, x1, x4)

inst_233:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2d0 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x02a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ed0; op2val:0xc4e3;
op3val:0x782a; valaddr_reg:x8; val_offset:627*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 627*FLEN/8, x10, x1, x4)

inst_234:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2d0 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x02a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ed0; op2val:0xc4e3;
op3val:0x782a; valaddr_reg:x8; val_offset:630*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 630*FLEN/8, x10, x1, x4)

inst_235:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c2 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x07c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x275 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c2; op2val:0xc07c;
op3val:0x7a75; valaddr_reg:x8; val_offset:633*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 633*FLEN/8, x10, x1, x4)

inst_236:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c2 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x07c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x275 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c2; op2val:0xc07c;
op3val:0x7a75; valaddr_reg:x8; val_offset:636*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 636*FLEN/8, x10, x1, x4)

inst_237:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c2 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x07c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x275 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c2; op2val:0xc07c;
op3val:0x7a75; valaddr_reg:x8; val_offset:639*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 639*FLEN/8, x10, x1, x4)

inst_238:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c2 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x07c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x275 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c2; op2val:0xc07c;
op3val:0x7a75; valaddr_reg:x8; val_offset:642*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 642*FLEN/8, x10, x1, x4)

inst_239:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c2 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x07c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x275 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c2; op2val:0xc07c;
op3val:0x7a75; valaddr_reg:x8; val_offset:645*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 645*FLEN/8, x10, x1, x4)

inst_240:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x009 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x19c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7809; op2val:0xbd9c;
op3val:0x79a9; valaddr_reg:x8; val_offset:648*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 648*FLEN/8, x10, x1, x4)

inst_241:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x009 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x19c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7809; op2val:0xbd9c;
op3val:0x79a9; valaddr_reg:x8; val_offset:651*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 651*FLEN/8, x10, x1, x4)

inst_242:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x009 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x19c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7809; op2val:0xbd9c;
op3val:0x79a9; valaddr_reg:x8; val_offset:654*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 654*FLEN/8, x10, x1, x4)

inst_243:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x009 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x19c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7809; op2val:0xbd9c;
op3val:0x79a9; valaddr_reg:x8; val_offset:657*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 657*FLEN/8, x10, x1, x4)

inst_244:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x009 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x19c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7809; op2val:0xbd9c;
op3val:0x79a9; valaddr_reg:x8; val_offset:660*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 660*FLEN/8, x10, x1, x4)

inst_245:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d6 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x01c and fs3 == 0 and fe3 == 0x1b and fm3 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd6; op2val:0xac1c;
op3val:0x6c07; valaddr_reg:x8; val_offset:663*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 663*FLEN/8, x10, x1, x4)

inst_246:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d6 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x01c and fs3 == 0 and fe3 == 0x1b and fm3 == 0x007 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd6; op2val:0xac1c;
op3val:0x6c07; valaddr_reg:x8; val_offset:666*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 666*FLEN/8, x10, x1, x4)

inst_247:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d6 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x01c and fs3 == 0 and fe3 == 0x1b and fm3 == 0x007 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd6; op2val:0xac1c;
op3val:0x6c07; valaddr_reg:x8; val_offset:669*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 669*FLEN/8, x10, x1, x4)

inst_248:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d6 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x01c and fs3 == 0 and fe3 == 0x1b and fm3 == 0x007 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd6; op2val:0xac1c;
op3val:0x6c07; valaddr_reg:x8; val_offset:672*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 672*FLEN/8, x10, x1, x4)

inst_249:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d6 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x01c and fs3 == 0 and fe3 == 0x1b and fm3 == 0x007 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd6; op2val:0xac1c;
op3val:0x6c07; valaddr_reg:x8; val_offset:675*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 675*FLEN/8, x10, x1, x4)

inst_250:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x056 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x023 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x07d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6456; op2val:0xc823;
op3val:0x707d; valaddr_reg:x8; val_offset:678*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 678*FLEN/8, x10, x1, x4)

inst_251:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x056 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x023 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x07d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6456; op2val:0xc823;
op3val:0x707d; valaddr_reg:x8; val_offset:681*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 681*FLEN/8, x10, x1, x4)

inst_252:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x056 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x023 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x07d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6456; op2val:0xc823;
op3val:0x707d; valaddr_reg:x8; val_offset:684*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 684*FLEN/8, x10, x1, x4)

inst_253:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x056 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x023 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x07d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6456; op2val:0xc823;
op3val:0x707d; valaddr_reg:x8; val_offset:687*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 687*FLEN/8, x10, x1, x4)

inst_254:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x056 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x023 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x07d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6456; op2val:0xc823;
op3val:0x707d; valaddr_reg:x8; val_offset:690*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 690*FLEN/8, x10, x1, x4)

inst_255:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x22d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x096 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x762d; op2val:0xbdf0;
op3val:0x7896; valaddr_reg:x8; val_offset:693*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 693*FLEN/8, x10, x1, x4)

inst_256:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x22d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x096 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x762d; op2val:0xbdf0;
op3val:0x7896; valaddr_reg:x8; val_offset:696*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 696*FLEN/8, x10, x1, x4)

inst_257:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x22d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x096 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x762d; op2val:0xbdf0;
op3val:0x7896; valaddr_reg:x8; val_offset:699*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 699*FLEN/8, x10, x1, x4)

inst_258:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x22d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x096 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x762d; op2val:0xbdf0;
op3val:0x7896; valaddr_reg:x8; val_offset:702*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 702*FLEN/8, x10, x1, x4)

inst_259:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x22d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x096 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x762d; op2val:0xbdf0;
op3val:0x7896; valaddr_reg:x8; val_offset:705*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 705*FLEN/8, x10, x1, x4)

inst_260:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x38f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x19e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f2; op2val:0xb78f;
op3val:0x759e; valaddr_reg:x8; val_offset:708*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 708*FLEN/8, x10, x1, x4)

inst_261:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x38f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x19e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f2; op2val:0xb78f;
op3val:0x759e; valaddr_reg:x8; val_offset:711*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 711*FLEN/8, x10, x1, x4)

inst_262:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x38f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x19e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f2; op2val:0xb78f;
op3val:0x759e; valaddr_reg:x8; val_offset:714*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 714*FLEN/8, x10, x1, x4)

inst_263:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x38f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x19e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f2; op2val:0xb78f;
op3val:0x759e; valaddr_reg:x8; val_offset:717*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 717*FLEN/8, x10, x1, x4)

inst_264:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x38f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x19e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f2; op2val:0xb78f;
op3val:0x759e; valaddr_reg:x8; val_offset:720*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 720*FLEN/8, x10, x1, x4)

inst_265:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x245 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x20c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0x9a45;
op3val:0x5a0c; valaddr_reg:x8; val_offset:723*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 723*FLEN/8, x10, x1, x4)

inst_266:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x245 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x20c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0x9a45;
op3val:0x5a0c; valaddr_reg:x8; val_offset:726*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 726*FLEN/8, x10, x1, x4)

inst_267:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x245 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x20c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0x9a45;
op3val:0x5a0c; valaddr_reg:x8; val_offset:729*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 729*FLEN/8, x10, x1, x4)

inst_268:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x245 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x20c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0x9a45;
op3val:0x5a0c; valaddr_reg:x8; val_offset:732*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 732*FLEN/8, x10, x1, x4)

inst_269:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x245 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x20c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0x9a45;
op3val:0x5a0c; valaddr_reg:x8; val_offset:735*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 735*FLEN/8, x10, x1, x4)

inst_270:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ae and fs2 == 1 and fe2 == 0x0d and fm2 == 0x005 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2b8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aae; op2val:0xb405;
op3val:0x72b8; valaddr_reg:x8; val_offset:738*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 738*FLEN/8, x10, x1, x4)

inst_271:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ae and fs2 == 1 and fe2 == 0x0d and fm2 == 0x005 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2b8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aae; op2val:0xb405;
op3val:0x72b8; valaddr_reg:x8; val_offset:741*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 741*FLEN/8, x10, x1, x4)

inst_272:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ae and fs2 == 1 and fe2 == 0x0d and fm2 == 0x005 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2b8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aae; op2val:0xb405;
op3val:0x72b8; valaddr_reg:x8; val_offset:744*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 744*FLEN/8, x10, x1, x4)

inst_273:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ae and fs2 == 1 and fe2 == 0x0d and fm2 == 0x005 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2b8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aae; op2val:0xb405;
op3val:0x72b8; valaddr_reg:x8; val_offset:747*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 747*FLEN/8, x10, x1, x4)

inst_274:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ae and fs2 == 1 and fe2 == 0x0d and fm2 == 0x005 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2b8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aae; op2val:0xb405;
op3val:0x72b8; valaddr_reg:x8; val_offset:750*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 750*FLEN/8, x10, x1, x4)

inst_275:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x0d8 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x03d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aff; op2val:0xa8d8;
op3val:0x683d; valaddr_reg:x8; val_offset:753*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 753*FLEN/8, x10, x1, x4)

inst_276:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x0d8 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x03d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aff; op2val:0xa8d8;
op3val:0x683d; valaddr_reg:x8; val_offset:756*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 756*FLEN/8, x10, x1, x4)

inst_277:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x0d8 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x03d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aff; op2val:0xa8d8;
op3val:0x683d; valaddr_reg:x8; val_offset:759*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 759*FLEN/8, x10, x1, x4)

inst_278:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x0d8 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x03d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aff; op2val:0xa8d8;
op3val:0x683d; valaddr_reg:x8; val_offset:762*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 762*FLEN/8, x10, x1, x4)

inst_279:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x0d8 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x03d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aff; op2val:0xa8d8;
op3val:0x683d; valaddr_reg:x8; val_offset:765*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 765*FLEN/8, x10, x1, x4)

inst_280:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x24b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x212 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0xba4b;
op3val:0x7a12; valaddr_reg:x8; val_offset:768*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 768*FLEN/8, x10, x1, x4)

inst_281:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x24b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x212 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0xba4b;
op3val:0x7a12; valaddr_reg:x8; val_offset:771*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 771*FLEN/8, x10, x1, x4)

inst_282:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x24b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x212 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0xba4b;
op3val:0x7a12; valaddr_reg:x8; val_offset:774*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 774*FLEN/8, x10, x1, x4)

inst_283:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x24b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x212 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0xba4b;
op3val:0x7a12; valaddr_reg:x8; val_offset:777*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 777*FLEN/8, x10, x1, x4)

inst_284:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x24b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x212 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0xba4b;
op3val:0x7a12; valaddr_reg:x8; val_offset:780*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 780*FLEN/8, x10, x1, x4)

inst_285:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3eb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0af and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7beb; op2val:0xb8af;
op3val:0x78a3; valaddr_reg:x8; val_offset:783*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 783*FLEN/8, x10, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_286:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3eb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0af and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7beb; op2val:0xb8af;
op3val:0x78a3; valaddr_reg:x8; val_offset:786*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 786*FLEN/8, x10, x1, x4)

inst_287:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3eb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0af and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7beb; op2val:0xb8af;
op3val:0x78a3; valaddr_reg:x8; val_offset:789*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 789*FLEN/8, x10, x1, x4)

inst_288:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3eb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0af and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7beb; op2val:0xb8af;
op3val:0x78a3; valaddr_reg:x8; val_offset:792*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 792*FLEN/8, x10, x1, x4)

inst_289:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3eb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0af and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7beb; op2val:0xb8af;
op3val:0x78a3; valaddr_reg:x8; val_offset:795*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 795*FLEN/8, x10, x1, x4)

inst_290:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1af and fs2 == 1 and fe2 == 0x11 and fm2 == 0x174 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71af; op2val:0xc574;
op3val:0x7bc1; valaddr_reg:x8; val_offset:798*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 798*FLEN/8, x10, x1, x4)

inst_291:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1af and fs2 == 1 and fe2 == 0x11 and fm2 == 0x174 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71af; op2val:0xc574;
op3val:0x7bc1; valaddr_reg:x8; val_offset:801*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 801*FLEN/8, x10, x1, x4)

inst_292:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1af and fs2 == 1 and fe2 == 0x11 and fm2 == 0x174 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71af; op2val:0xc574;
op3val:0x7bc1; valaddr_reg:x8; val_offset:804*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 804*FLEN/8, x10, x1, x4)

inst_293:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1af and fs2 == 1 and fe2 == 0x11 and fm2 == 0x174 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71af; op2val:0xc574;
op3val:0x7bc1; valaddr_reg:x8; val_offset:807*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 807*FLEN/8, x10, x1, x4)

inst_294:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1af and fs2 == 1 and fe2 == 0x11 and fm2 == 0x174 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71af; op2val:0xc574;
op3val:0x7bc1; valaddr_reg:x8; val_offset:810*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 810*FLEN/8, x10, x1, x4)

inst_295:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x30f and fs2 == 1 and fe2 == 0x0c and fm2 == 0x20a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x770f; op2val:0xb20a;
op3val:0x6d55; valaddr_reg:x8; val_offset:813*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 813*FLEN/8, x10, x1, x4)

inst_296:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x30f and fs2 == 1 and fe2 == 0x0c and fm2 == 0x20a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x155 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x770f; op2val:0xb20a;
op3val:0x6d55; valaddr_reg:x8; val_offset:816*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 816*FLEN/8, x10, x1, x4)

inst_297:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x30f and fs2 == 1 and fe2 == 0x0c and fm2 == 0x20a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x155 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x770f; op2val:0xb20a;
op3val:0x6d55; valaddr_reg:x8; val_offset:819*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 819*FLEN/8, x10, x1, x4)

inst_298:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x30f and fs2 == 1 and fe2 == 0x0c and fm2 == 0x20a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x155 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x770f; op2val:0xb20a;
op3val:0x6d55; valaddr_reg:x8; val_offset:822*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 822*FLEN/8, x10, x1, x4)

inst_299:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x30f and fs2 == 1 and fe2 == 0x0c and fm2 == 0x20a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x155 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x770f; op2val:0xb20a;
op3val:0x6d55; valaddr_reg:x8; val_offset:825*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 825*FLEN/8, x10, x1, x4)

inst_300:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x292 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3f3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d7; op2val:0xba92;
op3val:0x77f3; valaddr_reg:x8; val_offset:828*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 828*FLEN/8, x10, x1, x4)

inst_301:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x292 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3f3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d7; op2val:0xba92;
op3val:0x77f3; valaddr_reg:x8; val_offset:831*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 831*FLEN/8, x10, x1, x4)

inst_302:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x292 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3f3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d7; op2val:0xba92;
op3val:0x77f3; valaddr_reg:x8; val_offset:834*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 834*FLEN/8, x10, x1, x4)

inst_303:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x292 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3f3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d7; op2val:0xba92;
op3val:0x77f3; valaddr_reg:x8; val_offset:837*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 837*FLEN/8, x10, x1, x4)

inst_304:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x292 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3f3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d7; op2val:0xba92;
op3val:0x77f3; valaddr_reg:x8; val_offset:840*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 840*FLEN/8, x10, x1, x4)

inst_305:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x391 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x139 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0f1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7791; op2val:0xb539;
op3val:0x70f1; valaddr_reg:x8; val_offset:843*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 843*FLEN/8, x10, x1, x4)

inst_306:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x391 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x139 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0f1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7791; op2val:0xb539;
op3val:0x70f1; valaddr_reg:x8; val_offset:846*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 846*FLEN/8, x10, x1, x4)

inst_307:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x391 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x139 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0f1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7791; op2val:0xb539;
op3val:0x70f1; valaddr_reg:x8; val_offset:849*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 849*FLEN/8, x10, x1, x4)

inst_308:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x391 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x139 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0f1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7791; op2val:0xb539;
op3val:0x70f1; valaddr_reg:x8; val_offset:852*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 852*FLEN/8, x10, x1, x4)

inst_309:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x391 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x139 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0f1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7791; op2val:0xb539;
op3val:0x70f1; valaddr_reg:x8; val_offset:855*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 855*FLEN/8, x10, x1, x4)

inst_310:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ce and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0c2 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fce; op2val:0xc4c2;
op3val:0x78a4; valaddr_reg:x8; val_offset:858*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 858*FLEN/8, x10, x1, x4)

inst_311:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ce and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0c2 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fce; op2val:0xc4c2;
op3val:0x78a4; valaddr_reg:x8; val_offset:861*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 861*FLEN/8, x10, x1, x4)

inst_312:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ce and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0c2 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fce; op2val:0xc4c2;
op3val:0x78a4; valaddr_reg:x8; val_offset:864*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 864*FLEN/8, x10, x1, x4)

inst_313:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ce and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0c2 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fce; op2val:0xc4c2;
op3val:0x78a4; valaddr_reg:x8; val_offset:867*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 867*FLEN/8, x10, x1, x4)

inst_314:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ce and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0c2 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fce; op2val:0xc4c2;
op3val:0x78a4; valaddr_reg:x8; val_offset:870*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 870*FLEN/8, x10, x1, x4)

inst_315:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x078 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773d; op2val:0xb478;
op3val:0x700b; valaddr_reg:x8; val_offset:873*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 873*FLEN/8, x10, x1, x4)

inst_316:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x078 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773d; op2val:0xb478;
op3val:0x700b; valaddr_reg:x8; val_offset:876*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 876*FLEN/8, x10, x1, x4)

inst_317:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x078 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773d; op2val:0xb478;
op3val:0x700b; valaddr_reg:x8; val_offset:879*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 879*FLEN/8, x10, x1, x4)

inst_318:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x078 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773d; op2val:0xb478;
op3val:0x700b; valaddr_reg:x8; val_offset:882*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 882*FLEN/8, x10, x1, x4)

inst_319:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x078 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773d; op2val:0xb478;
op3val:0x700b; valaddr_reg:x8; val_offset:885*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 885*FLEN/8, x10, x1, x4)

inst_320:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x307 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x29a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1cd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7707; op2val:0xbe9a;
op3val:0x79cd; valaddr_reg:x8; val_offset:888*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 888*FLEN/8, x10, x1, x4)

inst_321:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x307 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x29a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1cd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7707; op2val:0xbe9a;
op3val:0x79cd; valaddr_reg:x8; val_offset:891*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 891*FLEN/8, x10, x1, x4)

inst_322:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x307 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x29a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1cd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7707; op2val:0xbe9a;
op3val:0x79cd; valaddr_reg:x8; val_offset:894*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 894*FLEN/8, x10, x1, x4)

inst_323:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x307 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x29a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1cd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7707; op2val:0xbe9a;
op3val:0x79cd; valaddr_reg:x8; val_offset:897*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 897*FLEN/8, x10, x1, x4)

inst_324:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x307 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x29a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1cd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7707; op2val:0xbe9a;
op3val:0x79cd; valaddr_reg:x8; val_offset:900*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 900*FLEN/8, x10, x1, x4)

inst_325:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x145 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x389 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79b8; op2val:0xb945;
op3val:0x7789; valaddr_reg:x8; val_offset:903*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 903*FLEN/8, x10, x1, x4)

inst_326:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x145 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x389 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79b8; op2val:0xb945;
op3val:0x7789; valaddr_reg:x8; val_offset:906*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 906*FLEN/8, x10, x1, x4)

inst_327:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x145 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x389 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79b8; op2val:0xb945;
op3val:0x7789; valaddr_reg:x8; val_offset:909*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 909*FLEN/8, x10, x1, x4)

inst_328:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x145 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x389 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79b8; op2val:0xb945;
op3val:0x7789; valaddr_reg:x8; val_offset:912*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 912*FLEN/8, x10, x1, x4)

inst_329:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x145 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x389 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79b8; op2val:0xb945;
op3val:0x7789; valaddr_reg:x8; val_offset:915*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 915*FLEN/8, x10, x1, x4)

inst_330:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x24c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x354 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x764c; op2val:0xbb54;
op3val:0x75c5; valaddr_reg:x8; val_offset:918*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 918*FLEN/8, x10, x1, x4)

inst_331:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x24c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x354 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x764c; op2val:0xbb54;
op3val:0x75c5; valaddr_reg:x8; val_offset:921*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 921*FLEN/8, x10, x1, x4)

inst_332:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x24c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x354 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x764c; op2val:0xbb54;
op3val:0x75c5; valaddr_reg:x8; val_offset:924*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 924*FLEN/8, x10, x1, x4)

inst_333:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x24c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x354 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x764c; op2val:0xbb54;
op3val:0x75c5; valaddr_reg:x8; val_offset:927*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 927*FLEN/8, x10, x1, x4)

inst_334:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x24c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x354 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x764c; op2val:0xbb54;
op3val:0x75c5; valaddr_reg:x8; val_offset:930*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 930*FLEN/8, x10, x1, x4)

inst_335:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x336 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x301 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x251 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7336; op2val:0xbb01;
op3val:0x7251; valaddr_reg:x8; val_offset:933*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 933*FLEN/8, x10, x1, x4)

inst_336:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x336 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x301 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x251 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7336; op2val:0xbb01;
op3val:0x7251; valaddr_reg:x8; val_offset:936*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 936*FLEN/8, x10, x1, x4)

inst_337:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x336 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x301 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x251 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7336; op2val:0xbb01;
op3val:0x7251; valaddr_reg:x8; val_offset:939*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 939*FLEN/8, x10, x1, x4)

inst_338:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x336 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x301 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x251 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7336; op2val:0xbb01;
op3val:0x7251; valaddr_reg:x8; val_offset:942*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 942*FLEN/8, x10, x1, x4)

inst_339:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x336 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x301 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x251 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7336; op2val:0xbb01;
op3val:0x7251; valaddr_reg:x8; val_offset:945*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 945*FLEN/8, x10, x1, x4)

inst_340:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3c2 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2eb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7722; op2val:0xb3c2;
op3val:0x6eeb; valaddr_reg:x8; val_offset:948*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 948*FLEN/8, x10, x1, x4)

inst_341:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3c2 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2eb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7722; op2val:0xb3c2;
op3val:0x6eeb; valaddr_reg:x8; val_offset:951*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 951*FLEN/8, x10, x1, x4)

inst_342:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3c2 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2eb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7722; op2val:0xb3c2;
op3val:0x6eeb; valaddr_reg:x8; val_offset:954*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 954*FLEN/8, x10, x1, x4)

inst_343:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3c2 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2eb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7722; op2val:0xb3c2;
op3val:0x6eeb; valaddr_reg:x8; val_offset:957*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 957*FLEN/8, x10, x1, x4)

inst_344:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3c2 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2eb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7722; op2val:0xb3c2;
op3val:0x6eeb; valaddr_reg:x8; val_offset:960*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 960*FLEN/8, x10, x1, x4)

inst_345:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3d0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79cc; op2val:0xbbd0;
op3val:0x79a9; valaddr_reg:x8; val_offset:963*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 963*FLEN/8, x10, x1, x4)

inst_346:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3d0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79cc; op2val:0xbbd0;
op3val:0x79a9; valaddr_reg:x8; val_offset:966*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 966*FLEN/8, x10, x1, x4)

inst_347:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3d0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79cc; op2val:0xbbd0;
op3val:0x79a9; valaddr_reg:x8; val_offset:969*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 969*FLEN/8, x10, x1, x4)

inst_348:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3d0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79cc; op2val:0xbbd0;
op3val:0x79a9; valaddr_reg:x8; val_offset:972*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 972*FLEN/8, x10, x1, x4)

inst_349:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3d0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79cc; op2val:0xbbd0;
op3val:0x79a9; valaddr_reg:x8; val_offset:975*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 975*FLEN/8, x10, x1, x4)

inst_350:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e3 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x0bc and fs3 == 0 and fe3 == 0x19 and fm3 == 0x1ca and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e3; op2val:0xa8bc;
op3val:0x65ca; valaddr_reg:x8; val_offset:978*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 978*FLEN/8, x10, x1, x4)

inst_351:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e3 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x0bc and fs3 == 0 and fe3 == 0x19 and fm3 == 0x1ca and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e3; op2val:0xa8bc;
op3val:0x65ca; valaddr_reg:x8; val_offset:981*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 981*FLEN/8, x10, x1, x4)

inst_352:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e3 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x0bc and fs3 == 0 and fe3 == 0x19 and fm3 == 0x1ca and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e3; op2val:0xa8bc;
op3val:0x65ca; valaddr_reg:x8; val_offset:984*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 984*FLEN/8, x10, x1, x4)

inst_353:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e3 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x0bc and fs3 == 0 and fe3 == 0x19 and fm3 == 0x1ca and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e3; op2val:0xa8bc;
op3val:0x65ca; valaddr_reg:x8; val_offset:987*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 987*FLEN/8, x10, x1, x4)

inst_354:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e3 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x0bc and fs3 == 0 and fe3 == 0x19 and fm3 == 0x1ca and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e3; op2val:0xa8bc;
op3val:0x65ca; valaddr_reg:x8; val_offset:990*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 990*FLEN/8, x10, x1, x4)

inst_355:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1d2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2ea and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75d2; op2val:0xbcc0;
op3val:0x76ea; valaddr_reg:x8; val_offset:993*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 993*FLEN/8, x10, x1, x4)

inst_356:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1d2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2ea and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75d2; op2val:0xbcc0;
op3val:0x76ea; valaddr_reg:x8; val_offset:996*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 996*FLEN/8, x10, x1, x4)

inst_357:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1d2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2ea and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75d2; op2val:0xbcc0;
op3val:0x76ea; valaddr_reg:x8; val_offset:999*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 999*FLEN/8, x10, x1, x4)

inst_358:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1d2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2ea and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75d2; op2val:0xbcc0;
op3val:0x76ea; valaddr_reg:x8; val_offset:1002*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1002*FLEN/8, x10, x1, x4)

inst_359:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1d2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2ea and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75d2; op2val:0xbcc0;
op3val:0x76ea; valaddr_reg:x8; val_offset:1005*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1005*FLEN/8, x10, x1, x4)

inst_360:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3bd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df8; op2val:0xc92f;
op3val:0x7bbd; valaddr_reg:x8; val_offset:1008*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1008*FLEN/8, x10, x1, x4)

inst_361:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3bd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df8; op2val:0xc92f;
op3val:0x7bbd; valaddr_reg:x8; val_offset:1011*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1011*FLEN/8, x10, x1, x4)

inst_362:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3bd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df8; op2val:0xc92f;
op3val:0x7bbd; valaddr_reg:x8; val_offset:1014*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1014*FLEN/8, x10, x1, x4)

inst_363:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3bd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df8; op2val:0xc92f;
op3val:0x7bbd; valaddr_reg:x8; val_offset:1017*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1017*FLEN/8, x10, x1, x4)

inst_364:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3bd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df8; op2val:0xc92f;
op3val:0x7bbd; valaddr_reg:x8; val_offset:1020*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1020*FLEN/8, x10, x1, x4)

inst_365:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x152 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x004 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0a; op2val:0xb952;
op3val:0x7804; valaddr_reg:x8; val_offset:1023*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1023*FLEN/8, x10, x1, x4)

inst_366:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x152 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x004 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0a; op2val:0xb952;
op3val:0x7804; valaddr_reg:x8; val_offset:1026*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1026*FLEN/8, x10, x1, x4)

inst_367:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x152 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x004 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0a; op2val:0xb952;
op3val:0x7804; valaddr_reg:x8; val_offset:1029*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1029*FLEN/8, x10, x1, x4)

inst_368:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x152 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x004 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0a; op2val:0xb952;
op3val:0x7804; valaddr_reg:x8; val_offset:1032*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1032*FLEN/8, x10, x1, x4)

inst_369:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x152 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x004 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0a; op2val:0xb952;
op3val:0x7804; valaddr_reg:x8; val_offset:1035*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1035*FLEN/8, x10, x1, x4)

inst_370:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x08d and fs3 == 0 and fe3 == 0x1c and fm3 == 0x26b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0xb48d;
op3val:0x726b; valaddr_reg:x8; val_offset:1038*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1038*FLEN/8, x10, x1, x4)

inst_371:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x08d and fs3 == 0 and fe3 == 0x1c and fm3 == 0x26b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0xb48d;
op3val:0x726b; valaddr_reg:x8; val_offset:1041*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1041*FLEN/8, x10, x1, x4)

inst_372:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x08d and fs3 == 0 and fe3 == 0x1c and fm3 == 0x26b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0xb48d;
op3val:0x726b; valaddr_reg:x8; val_offset:1044*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1044*FLEN/8, x10, x1, x4)

inst_373:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x08d and fs3 == 0 and fe3 == 0x1c and fm3 == 0x26b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0xb48d;
op3val:0x726b; valaddr_reg:x8; val_offset:1047*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1047*FLEN/8, x10, x1, x4)

inst_374:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x08d and fs3 == 0 and fe3 == 0x1c and fm3 == 0x26b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0xb48d;
op3val:0x726b; valaddr_reg:x8; val_offset:1050*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1050*FLEN/8, x10, x1, x4)

inst_375:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x356 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x095 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x034 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7356; op2val:0xc095;
op3val:0x7834; valaddr_reg:x8; val_offset:1053*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1053*FLEN/8, x10, x1, x4)

inst_376:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x356 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x095 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x034 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7356; op2val:0xc095;
op3val:0x7834; valaddr_reg:x8; val_offset:1056*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1056*FLEN/8, x10, x1, x4)

inst_377:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x356 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x095 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x034 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7356; op2val:0xc095;
op3val:0x7834; valaddr_reg:x8; val_offset:1059*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1059*FLEN/8, x10, x1, x4)

inst_378:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x356 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x095 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x034 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7356; op2val:0xc095;
op3val:0x7834; valaddr_reg:x8; val_offset:1062*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1062*FLEN/8, x10, x1, x4)

inst_379:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x356 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x095 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x034 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7356; op2val:0xc095;
op3val:0x7834; valaddr_reg:x8; val_offset:1065*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1065*FLEN/8, x10, x1, x4)

inst_380:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2f5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x12c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f2; op2val:0xbaf5;
op3val:0x792c; valaddr_reg:x8; val_offset:1068*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1068*FLEN/8, x10, x1, x4)

inst_381:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2f5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x12c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f2; op2val:0xbaf5;
op3val:0x792c; valaddr_reg:x8; val_offset:1071*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1071*FLEN/8, x10, x1, x4)

inst_382:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2f5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x12c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f2; op2val:0xbaf5;
op3val:0x792c; valaddr_reg:x8; val_offset:1074*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1074*FLEN/8, x10, x1, x4)

inst_383:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2f5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x12c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f2; op2val:0xbaf5;
op3val:0x792c; valaddr_reg:x8; val_offset:1077*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1077*FLEN/8, x10, x1, x4)

inst_384:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2f5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x12c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f2; op2val:0xbaf5;
op3val:0x792c; valaddr_reg:x8; val_offset:1080*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1080*FLEN/8, x10, x1, x4)

inst_385:
// fs1 == 0 and fe1 == 0x17 and fm1 == 0x2db and fs2 == 1 and fe2 == 0x15 and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5edb; op2val:0xd5b8;
op3val:0x78e7; valaddr_reg:x8; val_offset:1083*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1083*FLEN/8, x10, x1, x4)

inst_386:
// fs1 == 0 and fe1 == 0x17 and fm1 == 0x2db and fs2 == 1 and fe2 == 0x15 and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5edb; op2val:0xd5b8;
op3val:0x78e7; valaddr_reg:x8; val_offset:1086*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1086*FLEN/8, x10, x1, x4)

inst_387:
// fs1 == 0 and fe1 == 0x17 and fm1 == 0x2db and fs2 == 1 and fe2 == 0x15 and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5edb; op2val:0xd5b8;
op3val:0x78e7; valaddr_reg:x8; val_offset:1089*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1089*FLEN/8, x10, x1, x4)

inst_388:
// fs1 == 0 and fe1 == 0x17 and fm1 == 0x2db and fs2 == 1 and fe2 == 0x15 and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5edb; op2val:0xd5b8;
op3val:0x78e7; valaddr_reg:x8; val_offset:1092*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1092*FLEN/8, x10, x1, x4)

inst_389:
// fs1 == 0 and fe1 == 0x17 and fm1 == 0x2db and fs2 == 1 and fe2 == 0x15 and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5edb; op2val:0xd5b8;
op3val:0x78e7; valaddr_reg:x8; val_offset:1095*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1095*FLEN/8, x10, x1, x4)

inst_390:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1f1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b44; op2val:0xba8a;
op3val:0x79f1; valaddr_reg:x8; val_offset:1098*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1098*FLEN/8, x10, x1, x4)

inst_391:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1f1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b44; op2val:0xba8a;
op3val:0x79f1; valaddr_reg:x8; val_offset:1101*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1101*FLEN/8, x10, x1, x4)

inst_392:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1f1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b44; op2val:0xba8a;
op3val:0x79f1; valaddr_reg:x8; val_offset:1104*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1104*FLEN/8, x10, x1, x4)

inst_393:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1f1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b44; op2val:0xba8a;
op3val:0x79f1; valaddr_reg:x8; val_offset:1107*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1107*FLEN/8, x10, x1, x4)

inst_394:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1f1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b44; op2val:0xba8a;
op3val:0x79f1; valaddr_reg:x8; val_offset:1110*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1110*FLEN/8, x10, x1, x4)

inst_395:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x36a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b6a; op2val:0xbc3b;
op3val:0x7bd9; valaddr_reg:x8; val_offset:1113*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1113*FLEN/8, x10, x1, x4)

inst_396:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x36a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b6a; op2val:0xbc3b;
op3val:0x7bd9; valaddr_reg:x8; val_offset:1116*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1116*FLEN/8, x10, x1, x4)

inst_397:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x36a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b6a; op2val:0xbc3b;
op3val:0x7bd9; valaddr_reg:x8; val_offset:1119*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1119*FLEN/8, x10, x1, x4)

inst_398:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x36a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b6a; op2val:0xbc3b;
op3val:0x7bd9; valaddr_reg:x8; val_offset:1122*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1122*FLEN/8, x10, x1, x4)

inst_399:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x36a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b6a; op2val:0xbc3b;
op3val:0x7bd9; valaddr_reg:x8; val_offset:1125*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1125*FLEN/8, x10, x1, x4)

inst_400:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x327 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x14d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0bd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7327; op2val:0xbd4d;
op3val:0x74bd; valaddr_reg:x8; val_offset:1128*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1128*FLEN/8, x10, x1, x4)

inst_401:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x327 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x14d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0bd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7327; op2val:0xbd4d;
op3val:0x74bd; valaddr_reg:x8; val_offset:1131*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1131*FLEN/8, x10, x1, x4)

inst_402:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x327 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x14d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0bd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7327; op2val:0xbd4d;
op3val:0x74bd; valaddr_reg:x8; val_offset:1134*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1134*FLEN/8, x10, x1, x4)

inst_403:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x327 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x14d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0bd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7327; op2val:0xbd4d;
op3val:0x74bd; valaddr_reg:x8; val_offset:1137*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1137*FLEN/8, x10, x1, x4)

inst_404:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x327 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x14d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0bd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7327; op2val:0xbd4d;
op3val:0x74bd; valaddr_reg:x8; val_offset:1140*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1140*FLEN/8, x10, x1, x4)

inst_405:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x060 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x323 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7860; op2val:0xbf23;
op3val:0x7bcf; valaddr_reg:x8; val_offset:1143*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1143*FLEN/8, x10, x1, x4)

inst_406:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x060 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x323 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cf and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7860; op2val:0xbf23;
op3val:0x7bcf; valaddr_reg:x8; val_offset:1146*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1146*FLEN/8, x10, x1, x4)

inst_407:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x060 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x323 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cf and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7860; op2val:0xbf23;
op3val:0x7bcf; valaddr_reg:x8; val_offset:1149*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1149*FLEN/8, x10, x1, x4)

inst_408:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x060 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x323 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cf and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7860; op2val:0xbf23;
op3val:0x7bcf; valaddr_reg:x8; val_offset:1152*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1152*FLEN/8, x10, x1, x4)

inst_409:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x060 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x323 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cf and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7860; op2val:0xbf23;
op3val:0x7bcf; valaddr_reg:x8; val_offset:1155*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1155*FLEN/8, x10, x1, x4)

inst_410:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x119 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x387 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75e7; op2val:0xc119;
op3val:0x7b87; valaddr_reg:x8; val_offset:1158*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1158*FLEN/8, x10, x1, x4)

inst_411:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x119 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x387 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75e7; op2val:0xc119;
op3val:0x7b87; valaddr_reg:x8; val_offset:1161*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1161*FLEN/8, x10, x1, x4)

inst_412:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x119 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x387 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75e7; op2val:0xc119;
op3val:0x7b87; valaddr_reg:x8; val_offset:1164*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1164*FLEN/8, x10, x1, x4)

inst_413:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x119 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x387 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75e7; op2val:0xc119;
op3val:0x7b87; valaddr_reg:x8; val_offset:1167*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1167*FLEN/8, x10, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_414:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x119 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x387 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75e7; op2val:0xc119;
op3val:0x7b87; valaddr_reg:x8; val_offset:1170*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1170*FLEN/8, x10, x1, x4)

inst_415:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0db and fs3 == 0 and fe3 == 0x1e and fm3 == 0x020 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7acc; op2val:0xb8db;
op3val:0x7820; valaddr_reg:x8; val_offset:1173*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1173*FLEN/8, x10, x1, x4)

inst_416:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0db and fs3 == 0 and fe3 == 0x1e and fm3 == 0x020 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7acc; op2val:0xb8db;
op3val:0x7820; valaddr_reg:x8; val_offset:1176*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1176*FLEN/8, x10, x1, x4)

inst_417:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0db and fs3 == 0 and fe3 == 0x1e and fm3 == 0x020 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7acc; op2val:0xb8db;
op3val:0x7820; valaddr_reg:x8; val_offset:1179*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1179*FLEN/8, x10, x1, x4)

inst_418:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0db and fs3 == 0 and fe3 == 0x1e and fm3 == 0x020 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7acc; op2val:0xb8db;
op3val:0x7820; valaddr_reg:x8; val_offset:1182*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1182*FLEN/8, x10, x1, x4)

inst_419:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0db and fs3 == 0 and fe3 == 0x1e and fm3 == 0x020 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7acc; op2val:0xb8db;
op3val:0x7820; valaddr_reg:x8; val_offset:1185*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1185*FLEN/8, x10, x1, x4)

inst_420:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x21f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3a7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ff; op2val:0xbe1f;
op3val:0x7ba7; valaddr_reg:x8; val_offset:1188*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1188*FLEN/8, x10, x1, x4)

inst_421:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x21f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3a7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ff; op2val:0xbe1f;
op3val:0x7ba7; valaddr_reg:x8; val_offset:1191*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1191*FLEN/8, x10, x1, x4)

inst_422:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x21f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3a7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ff; op2val:0xbe1f;
op3val:0x7ba7; valaddr_reg:x8; val_offset:1194*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1194*FLEN/8, x10, x1, x4)

inst_423:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x21f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3a7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ff; op2val:0xbe1f;
op3val:0x7ba7; valaddr_reg:x8; val_offset:1197*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1197*FLEN/8, x10, x1, x4)

inst_424:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x21f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3a7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ff; op2val:0xbe1f;
op3val:0x7ba7; valaddr_reg:x8; val_offset:1200*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1200*FLEN/8, x10, x1, x4)

inst_425:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x20b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0bb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a43; op2val:0xb60b;
op3val:0x74bb; valaddr_reg:x8; val_offset:1203*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1203*FLEN/8, x10, x1, x4)

inst_426:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x20b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0bb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a43; op2val:0xb60b;
op3val:0x74bb; valaddr_reg:x8; val_offset:1206*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1206*FLEN/8, x10, x1, x4)

inst_427:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x20b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0bb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a43; op2val:0xb60b;
op3val:0x74bb; valaddr_reg:x8; val_offset:1209*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1209*FLEN/8, x10, x1, x4)

inst_428:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x20b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0bb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a43; op2val:0xb60b;
op3val:0x74bb; valaddr_reg:x8; val_offset:1212*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1212*FLEN/8, x10, x1, x4)

inst_429:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x20b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0bb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a43; op2val:0xb60b;
op3val:0x74bb; valaddr_reg:x8; val_offset:1215*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1215*FLEN/8, x10, x1, x4)

inst_430:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x368 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x242 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac3; op2val:0xb368;
op3val:0x7242; valaddr_reg:x8; val_offset:1218*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1218*FLEN/8, x10, x1, x4)

inst_431:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x368 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x242 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac3; op2val:0xb368;
op3val:0x7242; valaddr_reg:x8; val_offset:1221*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1221*FLEN/8, x10, x1, x4)

inst_432:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x368 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x242 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac3; op2val:0xb368;
op3val:0x7242; valaddr_reg:x8; val_offset:1224*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1224*FLEN/8, x10, x1, x4)

inst_433:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x368 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x242 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac3; op2val:0xb368;
op3val:0x7242; valaddr_reg:x8; val_offset:1227*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1227*FLEN/8, x10, x1, x4)

inst_434:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x368 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x242 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac3; op2val:0xb368;
op3val:0x7242; valaddr_reg:x8; val_offset:1230*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1230*FLEN/8, x10, x1, x4)

inst_435:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x10 and fm2 == 0x12e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3aa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ea; op2val:0xc12e;
op3val:0x7baa; valaddr_reg:x8; val_offset:1233*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1233*FLEN/8, x10, x1, x4)

inst_436:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x10 and fm2 == 0x12e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3aa and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ea; op2val:0xc12e;
op3val:0x7baa; valaddr_reg:x8; val_offset:1236*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1236*FLEN/8, x10, x1, x4)

inst_437:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x10 and fm2 == 0x12e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3aa and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ea; op2val:0xc12e;
op3val:0x7baa; valaddr_reg:x8; val_offset:1239*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1239*FLEN/8, x10, x1, x4)

inst_438:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x10 and fm2 == 0x12e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3aa and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ea; op2val:0xc12e;
op3val:0x7baa; valaddr_reg:x8; val_offset:1242*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1242*FLEN/8, x10, x1, x4)

inst_439:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x10 and fm2 == 0x12e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3aa and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ea; op2val:0xc12e;
op3val:0x7baa; valaddr_reg:x8; val_offset:1245*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1245*FLEN/8, x10, x1, x4)

inst_440:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1e4 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0fd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac5; op2val:0xb5e4;
op3val:0x74fd; valaddr_reg:x8; val_offset:1248*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1248*FLEN/8, x10, x1, x4)

inst_441:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1e4 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0fd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac5; op2val:0xb5e4;
op3val:0x74fd; valaddr_reg:x8; val_offset:1251*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1251*FLEN/8, x10, x1, x4)

inst_442:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1e4 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0fd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac5; op2val:0xb5e4;
op3val:0x74fd; valaddr_reg:x8; val_offset:1254*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1254*FLEN/8, x10, x1, x4)

inst_443:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1e4 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0fd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac5; op2val:0xb5e4;
op3val:0x74fd; valaddr_reg:x8; val_offset:1257*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1257*FLEN/8, x10, x1, x4)

inst_444:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1e4 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0fd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac5; op2val:0xb5e4;
op3val:0x74fd; valaddr_reg:x8; val_offset:1260*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1260*FLEN/8, x10, x1, x4)

inst_445:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a5 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x038 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a5; op2val:0xc038;
op3val:0x78e6; valaddr_reg:x8; val_offset:1263*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1263*FLEN/8, x10, x1, x4)

inst_446:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a5 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x038 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a5; op2val:0xc038;
op3val:0x78e6; valaddr_reg:x8; val_offset:1266*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1266*FLEN/8, x10, x1, x4)

inst_447:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a5 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x038 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a5; op2val:0xc038;
op3val:0x78e6; valaddr_reg:x8; val_offset:1269*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1269*FLEN/8, x10, x1, x4)

inst_448:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a5 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x038 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a5; op2val:0xc038;
op3val:0x78e6; valaddr_reg:x8; val_offset:1272*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1272*FLEN/8, x10, x1, x4)

inst_449:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a5 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x038 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a5; op2val:0xc038;
op3val:0x78e6; valaddr_reg:x8; val_offset:1275*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1275*FLEN/8, x10, x1, x4)

inst_450:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x27f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x178 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abc; op2val:0xba7f;
op3val:0x7978; valaddr_reg:x8; val_offset:1278*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1278*FLEN/8, x10, x1, x4)

inst_451:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x27f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x178 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abc; op2val:0xba7f;
op3val:0x7978; valaddr_reg:x8; val_offset:1281*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1281*FLEN/8, x10, x1, x4)

inst_452:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x27f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x178 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abc; op2val:0xba7f;
op3val:0x7978; valaddr_reg:x8; val_offset:1284*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1284*FLEN/8, x10, x1, x4)

inst_453:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x27f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x178 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abc; op2val:0xba7f;
op3val:0x7978; valaddr_reg:x8; val_offset:1287*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1287*FLEN/8, x10, x1, x4)

inst_454:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x27f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x178 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abc; op2val:0xba7f;
op3val:0x7978; valaddr_reg:x8; val_offset:1290*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1290*FLEN/8, x10, x1, x4)

inst_455:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x238 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7c; op2val:0xba38;
op3val:0x79d2; valaddr_reg:x8; val_offset:1293*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1293*FLEN/8, x10, x1, x4)

inst_456:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x238 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7c; op2val:0xba38;
op3val:0x79d2; valaddr_reg:x8; val_offset:1296*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1296*FLEN/8, x10, x1, x4)

inst_457:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x238 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7c; op2val:0xba38;
op3val:0x79d2; valaddr_reg:x8; val_offset:1299*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1299*FLEN/8, x10, x1, x4)

inst_458:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x238 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7c; op2val:0xba38;
op3val:0x79d2; valaddr_reg:x8; val_offset:1302*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1302*FLEN/8, x10, x1, x4)

inst_459:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x238 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7c; op2val:0xba38;
op3val:0x79d2; valaddr_reg:x8; val_offset:1305*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1305*FLEN/8, x10, x1, x4)

inst_460:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x290 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1e5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0d6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a90; op2val:0xb9e5;
op3val:0x78d6; valaddr_reg:x8; val_offset:1308*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1308*FLEN/8, x10, x1, x4)

inst_461:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x290 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1e5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0d6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a90; op2val:0xb9e5;
op3val:0x78d6; valaddr_reg:x8; val_offset:1311*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1311*FLEN/8, x10, x1, x4)

inst_462:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x290 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1e5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0d6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a90; op2val:0xb9e5;
op3val:0x78d6; valaddr_reg:x8; val_offset:1314*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1314*FLEN/8, x10, x1, x4)

inst_463:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x290 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1e5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0d6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a90; op2val:0xb9e5;
op3val:0x78d6; valaddr_reg:x8; val_offset:1317*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1317*FLEN/8, x10, x1, x4)

inst_464:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x290 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1e5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0d6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a90; op2val:0xb9e5;
op3val:0x78d6; valaddr_reg:x8; val_offset:1320*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1320*FLEN/8, x10, x1, x4)

inst_465:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ca and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2d6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ca; op2val:0xbcb8;
op3val:0x76d6; valaddr_reg:x8; val_offset:1323*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1323*FLEN/8, x10, x1, x4)

inst_466:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ca and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2d6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ca; op2val:0xbcb8;
op3val:0x76d6; valaddr_reg:x8; val_offset:1326*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1326*FLEN/8, x10, x1, x4)

inst_467:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ca and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2d6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ca; op2val:0xbcb8;
op3val:0x76d6; valaddr_reg:x8; val_offset:1329*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1329*FLEN/8, x10, x1, x4)

inst_468:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ca and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2d6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ca; op2val:0xbcb8;
op3val:0x76d6; valaddr_reg:x8; val_offset:1332*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1332*FLEN/8, x10, x1, x4)

inst_469:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ca and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2d6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ca; op2val:0xbcb8;
op3val:0x76d6; valaddr_reg:x8; val_offset:1335*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1335*FLEN/8, x10, x1, x4)

inst_470:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d5; op2val:0xbc51;
op3val:0x783a; valaddr_reg:x8; val_offset:1338*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1338*FLEN/8, x10, x1, x4)

inst_471:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d5; op2val:0xbc51;
op3val:0x783a; valaddr_reg:x8; val_offset:1341*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1341*FLEN/8, x10, x1, x4)

inst_472:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d5; op2val:0xbc51;
op3val:0x783a; valaddr_reg:x8; val_offset:1344*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1344*FLEN/8, x10, x1, x4)

inst_473:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d5; op2val:0xbc51;
op3val:0x783a; valaddr_reg:x8; val_offset:1347*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1347*FLEN/8, x10, x1, x4)

inst_474:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d5; op2val:0xbc51;
op3val:0x783a; valaddr_reg:x8; val_offset:1350*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1350*FLEN/8, x10, x1, x4)

inst_475:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x121 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x04c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0xb521;
op3val:0x744c; valaddr_reg:x8; val_offset:1353*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1353*FLEN/8, x10, x1, x4)

inst_476:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x121 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x04c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0xb521;
op3val:0x744c; valaddr_reg:x8; val_offset:1356*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1356*FLEN/8, x10, x1, x4)

inst_477:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x121 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x04c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0xb521;
op3val:0x744c; valaddr_reg:x8; val_offset:1359*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1359*FLEN/8, x10, x1, x4)

inst_478:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x121 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x04c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0xb521;
op3val:0x744c; valaddr_reg:x8; val_offset:1362*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1362*FLEN/8, x10, x1, x4)

inst_479:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x121 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x04c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0xb521;
op3val:0x744c; valaddr_reg:x8; val_offset:1365*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1365*FLEN/8, x10, x1, x4)

inst_480:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x064 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x157 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c64; op2val:0xc957;
op3val:0x79dc; valaddr_reg:x8; val_offset:1368*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1368*FLEN/8, x10, x1, x4)

inst_481:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x064 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x157 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c64; op2val:0xc957;
op3val:0x79dc; valaddr_reg:x8; val_offset:1371*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1371*FLEN/8, x10, x1, x4)

inst_482:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x064 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x157 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c64; op2val:0xc957;
op3val:0x79dc; valaddr_reg:x8; val_offset:1374*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1374*FLEN/8, x10, x1, x4)

inst_483:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x064 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x157 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c64; op2val:0xc957;
op3val:0x79dc; valaddr_reg:x8; val_offset:1377*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1377*FLEN/8, x10, x1, x4)

inst_484:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x064 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x157 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c64; op2val:0xc957;
op3val:0x79dc; valaddr_reg:x8; val_offset:1380*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1380*FLEN/8, x10, x1, x4)

inst_485:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x055 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x232 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7455; op2val:0xbe32;
op3val:0x76b6; valaddr_reg:x8; val_offset:1383*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1383*FLEN/8, x10, x1, x4)

inst_486:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x055 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x232 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7455; op2val:0xbe32;
op3val:0x76b6; valaddr_reg:x8; val_offset:1386*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1386*FLEN/8, x10, x1, x4)

inst_487:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x055 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x232 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7455; op2val:0xbe32;
op3val:0x76b6; valaddr_reg:x8; val_offset:1389*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1389*FLEN/8, x10, x1, x4)

inst_488:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x055 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x232 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7455; op2val:0xbe32;
op3val:0x76b6; valaddr_reg:x8; val_offset:1392*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1392*FLEN/8, x10, x1, x4)

inst_489:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x055 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x232 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7455; op2val:0xbe32;
op3val:0x76b6; valaddr_reg:x8; val_offset:1395*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1395*FLEN/8, x10, x1, x4)

inst_490:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x315 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f7c; op2val:0xc715;
op3val:0x7aa1; valaddr_reg:x8; val_offset:1398*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1398*FLEN/8, x10, x1, x4)

inst_491:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x315 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f7c; op2val:0xc715;
op3val:0x7aa1; valaddr_reg:x8; val_offset:1401*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1401*FLEN/8, x10, x1, x4)

inst_492:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x315 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f7c; op2val:0xc715;
op3val:0x7aa1; valaddr_reg:x8; val_offset:1404*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1404*FLEN/8, x10, x1, x4)

inst_493:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x315 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f7c; op2val:0xc715;
op3val:0x7aa1; valaddr_reg:x8; val_offset:1407*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1407*FLEN/8, x10, x1, x4)

inst_494:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x315 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f7c; op2val:0xc715;
op3val:0x7aa1; valaddr_reg:x8; val_offset:1410*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1410*FLEN/8, x10, x1, x4)

inst_495:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x061 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x042 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0aa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7461; op2val:0xbc42;
op3val:0x74aa; valaddr_reg:x8; val_offset:1413*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1413*FLEN/8, x10, x1, x4)

inst_496:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x061 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x042 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0aa and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7461; op2val:0xbc42;
op3val:0x74aa; valaddr_reg:x8; val_offset:1416*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1416*FLEN/8, x10, x1, x4)

inst_497:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x061 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x042 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0aa and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7461; op2val:0xbc42;
op3val:0x74aa; valaddr_reg:x8; val_offset:1419*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1419*FLEN/8, x10, x1, x4)

inst_498:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x061 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x042 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0aa and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7461; op2val:0xbc42;
op3val:0x74aa; valaddr_reg:x8; val_offset:1422*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1422*FLEN/8, x10, x1, x4)

inst_499:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x061 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x042 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0aa and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7461; op2val:0xbc42;
op3val:0x74aa; valaddr_reg:x8; val_offset:1425*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1425*FLEN/8, x10, x1, x4)

inst_500:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x104 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x008 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6e; op2val:0xb904;
op3val:0x7808; valaddr_reg:x8; val_offset:1428*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1428*FLEN/8, x10, x1, x4)

inst_501:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x104 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x008 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6e; op2val:0xb904;
op3val:0x7808; valaddr_reg:x8; val_offset:1431*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1431*FLEN/8, x10, x1, x4)

inst_502:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x104 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x008 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6e; op2val:0xb904;
op3val:0x7808; valaddr_reg:x8; val_offset:1434*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1434*FLEN/8, x10, x1, x4)

inst_503:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x104 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x008 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6e; op2val:0xb904;
op3val:0x7808; valaddr_reg:x8; val_offset:1437*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1437*FLEN/8, x10, x1, x4)

inst_504:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x104 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x008 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6e; op2val:0xb904;
op3val:0x7808; valaddr_reg:x8; val_offset:1440*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1440*FLEN/8, x10, x1, x4)

inst_505:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x06f and fs2 == 1 and fe2 == 0x10 and fm2 == 0x268 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x746f; op2val:0xc268;
op3val:0x7b1a; valaddr_reg:x8; val_offset:1443*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1443*FLEN/8, x10, x1, x4)

inst_506:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x06f and fs2 == 1 and fe2 == 0x10 and fm2 == 0x268 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x746f; op2val:0xc268;
op3val:0x7b1a; valaddr_reg:x8; val_offset:1446*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1446*FLEN/8, x10, x1, x4)

inst_507:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x06f and fs2 == 1 and fe2 == 0x10 and fm2 == 0x268 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x746f; op2val:0xc268;
op3val:0x7b1a; valaddr_reg:x8; val_offset:1449*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1449*FLEN/8, x10, x1, x4)

inst_508:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x06f and fs2 == 1 and fe2 == 0x10 and fm2 == 0x268 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x746f; op2val:0xc268;
op3val:0x7b1a; valaddr_reg:x8; val_offset:1452*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1452*FLEN/8, x10, x1, x4)

inst_509:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x06f and fs2 == 1 and fe2 == 0x10 and fm2 == 0x268 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x746f; op2val:0xc268;
op3val:0x7b1a; valaddr_reg:x8; val_offset:1455*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1455*FLEN/8, x10, x1, x4)

inst_510:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x295 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x305 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7695; op2val:0xbb05;
op3val:0x75c7; valaddr_reg:x8; val_offset:1458*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1458*FLEN/8, x10, x1, x4)

inst_511:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x295 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x305 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7695; op2val:0xbb05;
op3val:0x75c7; valaddr_reg:x8; val_offset:1461*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1461*FLEN/8, x10, x1, x4)

inst_512:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x295 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x305 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7695; op2val:0xbb05;
op3val:0x75c7; valaddr_reg:x8; val_offset:1464*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1464*FLEN/8, x10, x1, x4)

inst_513:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x295 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x305 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7695; op2val:0xbb05;
op3val:0x75c7; valaddr_reg:x8; val_offset:1467*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1467*FLEN/8, x10, x1, x4)

inst_514:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x295 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x305 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7695; op2val:0xbb05;
op3val:0x75c7; valaddr_reg:x8; val_offset:1470*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1470*FLEN/8, x10, x1, x4)

inst_515:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x251 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb8; op2val:0xba8c;
op3val:0x7a51; valaddr_reg:x8; val_offset:1473*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1473*FLEN/8, x10, x1, x4)

inst_516:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x251 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb8; op2val:0xba8c;
op3val:0x7a51; valaddr_reg:x8; val_offset:1476*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1476*FLEN/8, x10, x1, x4)

inst_517:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x251 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb8; op2val:0xba8c;
op3val:0x7a51; valaddr_reg:x8; val_offset:1479*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1479*FLEN/8, x10, x1, x4)

inst_518:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x251 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb8; op2val:0xba8c;
op3val:0x7a51; valaddr_reg:x8; val_offset:1482*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1482*FLEN/8, x10, x1, x4)

inst_519:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x251 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb8; op2val:0xba8c;
op3val:0x7a51; valaddr_reg:x8; val_offset:1485*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1485*FLEN/8, x10, x1, x4)

inst_520:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x159 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f9; op2val:0xb559;
op3val:0x73fe; valaddr_reg:x8; val_offset:1488*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1488*FLEN/8, x10, x1, x4)

inst_521:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x159 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3fe and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f9; op2val:0xb559;
op3val:0x73fe; valaddr_reg:x8; val_offset:1491*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1491*FLEN/8, x10, x1, x4)

inst_522:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x159 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3fe and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f9; op2val:0xb559;
op3val:0x73fe; valaddr_reg:x8; val_offset:1494*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1494*FLEN/8, x10, x1, x4)

inst_523:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x159 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3fe and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f9; op2val:0xb559;
op3val:0x73fe; valaddr_reg:x8; val_offset:1497*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1497*FLEN/8, x10, x1, x4)

inst_524:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x159 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3fe and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f9; op2val:0xb559;
op3val:0x73fe; valaddr_reg:x8; val_offset:1500*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1500*FLEN/8, x10, x1, x4)

inst_525:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x280 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0c5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a80; op2val:0xb9de;
op3val:0x78c5; valaddr_reg:x8; val_offset:1503*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1503*FLEN/8, x10, x1, x4)

inst_526:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x280 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0c5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a80; op2val:0xb9de;
op3val:0x78c5; valaddr_reg:x8; val_offset:1506*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1506*FLEN/8, x10, x1, x4)

inst_527:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x280 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0c5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a80; op2val:0xb9de;
op3val:0x78c5; valaddr_reg:x8; val_offset:1509*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1509*FLEN/8, x10, x1, x4)

inst_528:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x280 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0c5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a80; op2val:0xb9de;
op3val:0x78c5; valaddr_reg:x8; val_offset:1512*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1512*FLEN/8, x10, x1, x4)

inst_529:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x280 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0c5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a80; op2val:0xb9de;
op3val:0x78c5; valaddr_reg:x8; val_offset:1515*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1515*FLEN/8, x10, x1, x4)

inst_530:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x318 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1e2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aa2; op2val:0xb718;
op3val:0x75e2; valaddr_reg:x8; val_offset:1518*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1518*FLEN/8, x10, x1, x4)

inst_531:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x318 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1e2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aa2; op2val:0xb718;
op3val:0x75e2; valaddr_reg:x8; val_offset:1521*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1521*FLEN/8, x10, x1, x4)

inst_532:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x318 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1e2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aa2; op2val:0xb718;
op3val:0x75e2; valaddr_reg:x8; val_offset:1524*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1524*FLEN/8, x10, x1, x4)

inst_533:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x318 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1e2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aa2; op2val:0xb718;
op3val:0x75e2; valaddr_reg:x8; val_offset:1527*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1527*FLEN/8, x10, x1, x4)

inst_534:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x318 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1e2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aa2; op2val:0xb718;
op3val:0x75e2; valaddr_reg:x8; val_offset:1530*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1530*FLEN/8, x10, x1, x4)

inst_535:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x23e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x010 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x258 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a3e; op2val:0xbc10;
op3val:0x7a58; valaddr_reg:x8; val_offset:1533*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1533*FLEN/8, x10, x1, x4)

inst_536:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x23e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x010 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x258 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a3e; op2val:0xbc10;
op3val:0x7a58; valaddr_reg:x8; val_offset:1536*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1536*FLEN/8, x10, x1, x4)

inst_537:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x23e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x010 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x258 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a3e; op2val:0xbc10;
op3val:0x7a58; valaddr_reg:x8; val_offset:1539*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1539*FLEN/8, x10, x1, x4)

inst_538:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x23e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x010 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x258 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a3e; op2val:0xbc10;
op3val:0x7a58; valaddr_reg:x8; val_offset:1542*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1542*FLEN/8, x10, x1, x4)

inst_539:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x23e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x010 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x258 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a3e; op2val:0xbc10;
op3val:0x7a58; valaddr_reg:x8; val_offset:1545*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1545*FLEN/8, x10, x1, x4)

inst_540:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2c0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7634; op2val:0xbec0;
op3val:0x793c; valaddr_reg:x8; val_offset:1548*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1548*FLEN/8, x10, x1, x4)

inst_541:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2c0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7634; op2val:0xbec0;
op3val:0x793c; valaddr_reg:x8; val_offset:1551*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1551*FLEN/8, x10, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_542:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2c0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7634; op2val:0xbec0;
op3val:0x793c; valaddr_reg:x8; val_offset:1554*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1554*FLEN/8, x10, x1, x4)

inst_543:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2c0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7634; op2val:0xbec0;
op3val:0x793c; valaddr_reg:x8; val_offset:1557*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1557*FLEN/8, x10, x1, x4)

inst_544:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2c0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7634; op2val:0xbec0;
op3val:0x793c; valaddr_reg:x8; val_offset:1560*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1560*FLEN/8, x10, x1, x4)

inst_545:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x23d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x117 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a3d; op2val:0xbd17;
op3val:0x7bf0; valaddr_reg:x8; val_offset:1563*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1563*FLEN/8, x10, x1, x4)

inst_546:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x23d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x117 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a3d; op2val:0xbd17;
op3val:0x7bf0; valaddr_reg:x8; val_offset:1566*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1566*FLEN/8, x10, x1, x4)

inst_547:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x23d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x117 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a3d; op2val:0xbd17;
op3val:0x7bf0; valaddr_reg:x8; val_offset:1569*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1569*FLEN/8, x10, x1, x4)

inst_548:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x23d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x117 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a3d; op2val:0xbd17;
op3val:0x7bf0; valaddr_reg:x8; val_offset:1572*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1572*FLEN/8, x10, x1, x4)

inst_549:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x23d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x117 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a3d; op2val:0xbd17;
op3val:0x7bf0; valaddr_reg:x8; val_offset:1575*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1575*FLEN/8, x10, x1, x4)

inst_550:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2d5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x249 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5c; op2val:0xbad5;
op3val:0x7a49; valaddr_reg:x8; val_offset:1578*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1578*FLEN/8, x10, x1, x4)

inst_551:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2d5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x249 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5c; op2val:0xbad5;
op3val:0x7a49; valaddr_reg:x8; val_offset:1581*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1581*FLEN/8, x10, x1, x4)

inst_552:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2d5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x249 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5c; op2val:0xbad5;
op3val:0x7a49; valaddr_reg:x8; val_offset:1584*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1584*FLEN/8, x10, x1, x4)

inst_553:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2d5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x249 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5c; op2val:0xbad5;
op3val:0x7a49; valaddr_reg:x8; val_offset:1587*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1587*FLEN/8, x10, x1, x4)

inst_554:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2d5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x249 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5c; op2val:0xbad5;
op3val:0x7a49; valaddr_reg:x8; val_offset:1590*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1590*FLEN/8, x10, x1, x4)

inst_555:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x060 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x075 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7060; op2val:0xc475;
op3val:0x78e1; valaddr_reg:x8; val_offset:1593*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1593*FLEN/8, x10, x1, x4)

inst_556:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x060 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x075 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7060; op2val:0xc475;
op3val:0x78e1; valaddr_reg:x8; val_offset:1596*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1596*FLEN/8, x10, x1, x4)

inst_557:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x060 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x075 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7060; op2val:0xc475;
op3val:0x78e1; valaddr_reg:x8; val_offset:1599*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1599*FLEN/8, x10, x1, x4)

inst_558:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x060 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x075 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7060; op2val:0xc475;
op3val:0x78e1; valaddr_reg:x8; val_offset:1602*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1602*FLEN/8, x10, x1, x4)

inst_559:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x060 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x075 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7060; op2val:0xc475;
op3val:0x78e1; valaddr_reg:x8; val_offset:1605*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1605*FLEN/8, x10, x1, x4)

inst_560:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x191 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797a; op2val:0xb011;
op3val:0x6d91; valaddr_reg:x8; val_offset:1608*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1608*FLEN/8, x10, x1, x4)

inst_561:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x191 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797a; op2val:0xb011;
op3val:0x6d91; valaddr_reg:x8; val_offset:1611*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1611*FLEN/8, x10, x1, x4)

inst_562:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x191 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797a; op2val:0xb011;
op3val:0x6d91; valaddr_reg:x8; val_offset:1614*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1614*FLEN/8, x10, x1, x4)

inst_563:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x191 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797a; op2val:0xb011;
op3val:0x6d91; valaddr_reg:x8; val_offset:1617*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1617*FLEN/8, x10, x1, x4)

inst_564:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x191 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797a; op2val:0xb011;
op3val:0x6d91; valaddr_reg:x8; val_offset:1620*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1620*FLEN/8, x10, x1, x4)

inst_565:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x366 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x382 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2f2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7766; op2val:0xbf82;
op3val:0x7af2; valaddr_reg:x8; val_offset:1623*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1623*FLEN/8, x10, x1, x4)

inst_566:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x366 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x382 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2f2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7766; op2val:0xbf82;
op3val:0x7af2; valaddr_reg:x8; val_offset:1626*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1626*FLEN/8, x10, x1, x4)

inst_567:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x366 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x382 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2f2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7766; op2val:0xbf82;
op3val:0x7af2; valaddr_reg:x8; val_offset:1629*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1629*FLEN/8, x10, x1, x4)

inst_568:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x366 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x382 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2f2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7766; op2val:0xbf82;
op3val:0x7af2; valaddr_reg:x8; val_offset:1632*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1632*FLEN/8, x10, x1, x4)

inst_569:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x366 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x382 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2f2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7766; op2val:0xbf82;
op3val:0x7af2; valaddr_reg:x8; val_offset:1635*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1635*FLEN/8, x10, x1, x4)

inst_570:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x016 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x366 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3d; op2val:0xbc16;
op3val:0x7b66; valaddr_reg:x8; val_offset:1638*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1638*FLEN/8, x10, x1, x4)

inst_571:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x016 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x366 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3d; op2val:0xbc16;
op3val:0x7b66; valaddr_reg:x8; val_offset:1641*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1641*FLEN/8, x10, x1, x4)

inst_572:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x016 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x366 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3d; op2val:0xbc16;
op3val:0x7b66; valaddr_reg:x8; val_offset:1644*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1644*FLEN/8, x10, x1, x4)

inst_573:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x016 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x366 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3d; op2val:0xbc16;
op3val:0x7b66; valaddr_reg:x8; val_offset:1647*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1647*FLEN/8, x10, x1, x4)

inst_574:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x016 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x366 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3d; op2val:0xbc16;
op3val:0x7b66; valaddr_reg:x8; val_offset:1650*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1650*FLEN/8, x10, x1, x4)

inst_575:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ee and fs2 == 1 and fe2 == 0x11 and fm2 == 0x28c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0da and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dee; op2val:0xc68c;
op3val:0x78da; valaddr_reg:x8; val_offset:1653*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1653*FLEN/8, x10, x1, x4)

inst_576:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ee and fs2 == 1 and fe2 == 0x11 and fm2 == 0x28c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0da and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dee; op2val:0xc68c;
op3val:0x78da; valaddr_reg:x8; val_offset:1656*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1656*FLEN/8, x10, x1, x4)

inst_577:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ee and fs2 == 1 and fe2 == 0x11 and fm2 == 0x28c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0da and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dee; op2val:0xc68c;
op3val:0x78da; valaddr_reg:x8; val_offset:1659*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1659*FLEN/8, x10, x1, x4)

inst_578:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ee and fs2 == 1 and fe2 == 0x11 and fm2 == 0x28c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0da and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dee; op2val:0xc68c;
op3val:0x78da; valaddr_reg:x8; val_offset:1662*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1662*FLEN/8, x10, x1, x4)

inst_579:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ee and fs2 == 1 and fe2 == 0x11 and fm2 == 0x28c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0da and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dee; op2val:0xc68c;
op3val:0x78da; valaddr_reg:x8; val_offset:1665*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1665*FLEN/8, x10, x1, x4)

inst_580:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x209 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x138 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aea; op2val:0xba09;
op3val:0x7938; valaddr_reg:x8; val_offset:1668*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1668*FLEN/8, x10, x1, x4)

inst_581:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x209 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x138 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aea; op2val:0xba09;
op3val:0x7938; valaddr_reg:x8; val_offset:1671*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1671*FLEN/8, x10, x1, x4)

inst_582:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x209 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x138 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aea; op2val:0xba09;
op3val:0x7938; valaddr_reg:x8; val_offset:1674*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1674*FLEN/8, x10, x1, x4)

inst_583:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x209 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x138 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aea; op2val:0xba09;
op3val:0x7938; valaddr_reg:x8; val_offset:1677*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1677*FLEN/8, x10, x1, x4)

inst_584:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x209 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x138 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aea; op2val:0xba09;
op3val:0x7938; valaddr_reg:x8; val_offset:1680*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1680*FLEN/8, x10, x1, x4)

inst_585:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x11d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3bf and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0f4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x751d; op2val:0xafbf;
op3val:0x68f4; valaddr_reg:x8; val_offset:1683*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1683*FLEN/8, x10, x1, x4)

inst_586:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x11d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3bf and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0f4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x751d; op2val:0xafbf;
op3val:0x68f4; valaddr_reg:x8; val_offset:1686*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1686*FLEN/8, x10, x1, x4)

inst_587:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x11d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3bf and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0f4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x751d; op2val:0xafbf;
op3val:0x68f4; valaddr_reg:x8; val_offset:1689*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1689*FLEN/8, x10, x1, x4)

inst_588:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x11d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3bf and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0f4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x751d; op2val:0xafbf;
op3val:0x68f4; valaddr_reg:x8; val_offset:1692*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1692*FLEN/8, x10, x1, x4)

inst_589:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x11d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3bf and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0f4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x751d; op2val:0xafbf;
op3val:0x68f4; valaddr_reg:x8; val_offset:1695*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1695*FLEN/8, x10, x1, x4)

inst_590:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2de and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5a; op2val:0xbb78;
op3val:0x7ade; valaddr_reg:x8; val_offset:1698*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1698*FLEN/8, x10, x1, x4)

inst_591:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2de and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5a; op2val:0xbb78;
op3val:0x7ade; valaddr_reg:x8; val_offset:1701*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1701*FLEN/8, x10, x1, x4)

inst_592:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2de and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5a; op2val:0xbb78;
op3val:0x7ade; valaddr_reg:x8; val_offset:1704*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1704*FLEN/8, x10, x1, x4)

inst_593:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2de and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5a; op2val:0xbb78;
op3val:0x7ade; valaddr_reg:x8; val_offset:1707*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1707*FLEN/8, x10, x1, x4)

inst_594:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2de and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5a; op2val:0xbb78;
op3val:0x7ade; valaddr_reg:x8; val_offset:1710*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1710*FLEN/8, x10, x1, x4)

inst_595:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x07b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1db and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793a; op2val:0xb87b;
op3val:0x75db; valaddr_reg:x8; val_offset:1713*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1713*FLEN/8, x10, x1, x4)

inst_596:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x07b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1db and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793a; op2val:0xb87b;
op3val:0x75db; valaddr_reg:x8; val_offset:1716*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1716*FLEN/8, x10, x1, x4)

inst_597:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x07b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1db and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793a; op2val:0xb87b;
op3val:0x75db; valaddr_reg:x8; val_offset:1719*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1719*FLEN/8, x10, x1, x4)

inst_598:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x07b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1db and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793a; op2val:0xb87b;
op3val:0x75db; valaddr_reg:x8; val_offset:1722*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1722*FLEN/8, x10, x1, x4)

inst_599:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x07b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1db and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793a; op2val:0xb87b;
op3val:0x75db; valaddr_reg:x8; val_offset:1725*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1725*FLEN/8, x10, x1, x4)

inst_600:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x283 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9f; op2val:0xbbde;
op3val:0x7a83; valaddr_reg:x8; val_offset:1728*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1728*FLEN/8, x10, x1, x4)

inst_601:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x283 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9f; op2val:0xbbde;
op3val:0x7a83; valaddr_reg:x8; val_offset:1731*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1731*FLEN/8, x10, x1, x4)

inst_602:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x283 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9f; op2val:0xbbde;
op3val:0x7a83; valaddr_reg:x8; val_offset:1734*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1734*FLEN/8, x10, x1, x4)

inst_603:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x283 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9f; op2val:0xbbde;
op3val:0x7a83; valaddr_reg:x8; val_offset:1737*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1737*FLEN/8, x10, x1, x4)

inst_604:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x283 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9f; op2val:0xbbde;
op3val:0x7a83; valaddr_reg:x8; val_offset:1740*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1740*FLEN/8, x10, x1, x4)

inst_605:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x29e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79cb; op2val:0xba9e;
op3val:0x78cb; valaddr_reg:x8; val_offset:1743*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1743*FLEN/8, x10, x1, x4)

inst_606:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x29e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79cb; op2val:0xba9e;
op3val:0x78cb; valaddr_reg:x8; val_offset:1746*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1746*FLEN/8, x10, x1, x4)

inst_607:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x29e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79cb; op2val:0xba9e;
op3val:0x78cb; valaddr_reg:x8; val_offset:1749*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1749*FLEN/8, x10, x1, x4)

inst_608:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x29e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79cb; op2val:0xba9e;
op3val:0x78cb; valaddr_reg:x8; val_offset:1752*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1752*FLEN/8, x10, x1, x4)

inst_609:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x29e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79cb; op2val:0xba9e;
op3val:0x78cb; valaddr_reg:x8; val_offset:1755*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1755*FLEN/8, x10, x1, x4)

inst_610:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x11b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x36e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0be and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x751b; op2val:0xbb6e;
op3val:0x74be; valaddr_reg:x8; val_offset:1758*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1758*FLEN/8, x10, x1, x4)

inst_611:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x11b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x36e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0be and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x751b; op2val:0xbb6e;
op3val:0x74be; valaddr_reg:x8; val_offset:1761*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1761*FLEN/8, x10, x1, x4)

inst_612:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x11b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x36e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0be and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x751b; op2val:0xbb6e;
op3val:0x74be; valaddr_reg:x8; val_offset:1764*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1764*FLEN/8, x10, x1, x4)

inst_613:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x11b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x36e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0be and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x751b; op2val:0xbb6e;
op3val:0x74be; valaddr_reg:x8; val_offset:1767*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1767*FLEN/8, x10, x1, x4)

inst_614:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x11b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x36e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0be and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x751b; op2val:0xbb6e;
op3val:0x74be; valaddr_reg:x8; val_offset:1770*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1770*FLEN/8, x10, x1, x4)

inst_615:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x350 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x139 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b7; op2val:0xbb50;
op3val:0x7539; valaddr_reg:x8; val_offset:1773*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1773*FLEN/8, x10, x1, x4)

inst_616:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x350 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x139 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b7; op2val:0xbb50;
op3val:0x7539; valaddr_reg:x8; val_offset:1776*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1776*FLEN/8, x10, x1, x4)

inst_617:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x350 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x139 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b7; op2val:0xbb50;
op3val:0x7539; valaddr_reg:x8; val_offset:1779*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1779*FLEN/8, x10, x1, x4)

inst_618:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x350 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x139 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b7; op2val:0xbb50;
op3val:0x7539; valaddr_reg:x8; val_offset:1782*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1782*FLEN/8, x10, x1, x4)

inst_619:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x350 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x139 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b7; op2val:0xbb50;
op3val:0x7539; valaddr_reg:x8; val_offset:1785*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1785*FLEN/8, x10, x1, x4)

inst_620:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x028 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x303 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x34a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7828; op2val:0xb303;
op3val:0x6f4a; valaddr_reg:x8; val_offset:1788*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1788*FLEN/8, x10, x1, x4)

inst_621:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x028 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x303 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x34a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7828; op2val:0xb303;
op3val:0x6f4a; valaddr_reg:x8; val_offset:1791*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1791*FLEN/8, x10, x1, x4)

inst_622:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x028 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x303 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x34a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7828; op2val:0xb303;
op3val:0x6f4a; valaddr_reg:x8; val_offset:1794*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1794*FLEN/8, x10, x1, x4)

inst_623:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x028 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x303 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x34a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7828; op2val:0xb303;
op3val:0x6f4a; valaddr_reg:x8; val_offset:1797*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1797*FLEN/8, x10, x1, x4)

inst_624:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x028 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x303 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x34a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7828; op2val:0xb303;
op3val:0x6f4a; valaddr_reg:x8; val_offset:1800*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1800*FLEN/8, x10, x1, x4)

inst_625:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x190 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c4; op2val:0xb7b8;
op3val:0x7590; valaddr_reg:x8; val_offset:1803*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1803*FLEN/8, x10, x1, x4)

inst_626:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x190 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c4; op2val:0xb7b8;
op3val:0x7590; valaddr_reg:x8; val_offset:1806*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1806*FLEN/8, x10, x1, x4)

inst_627:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x190 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c4; op2val:0xb7b8;
op3val:0x7590; valaddr_reg:x8; val_offset:1809*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1809*FLEN/8, x10, x1, x4)

inst_628:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x190 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c4; op2val:0xb7b8;
op3val:0x7590; valaddr_reg:x8; val_offset:1812*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1812*FLEN/8, x10, x1, x4)

inst_629:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3b8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x190 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c4; op2val:0xb7b8;
op3val:0x7590; valaddr_reg:x8; val_offset:1815*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1815*FLEN/8, x10, x1, x4)

inst_630:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x262 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x013 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x711c; op2val:0xbe62;
op3val:0x7413; valaddr_reg:x8; val_offset:1818*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1818*FLEN/8, x10, x1, x4)

inst_631:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x262 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x013 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x711c; op2val:0xbe62;
op3val:0x7413; valaddr_reg:x8; val_offset:1821*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1821*FLEN/8, x10, x1, x4)

inst_632:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x262 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x013 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x711c; op2val:0xbe62;
op3val:0x7413; valaddr_reg:x8; val_offset:1824*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1824*FLEN/8, x10, x1, x4)

inst_633:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x262 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x013 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x711c; op2val:0xbe62;
op3val:0x7413; valaddr_reg:x8; val_offset:1827*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1827*FLEN/8, x10, x1, x4)

inst_634:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x262 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x013 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x711c; op2val:0xbe62;
op3val:0x7413; valaddr_reg:x8; val_offset:1830*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1830*FLEN/8, x10, x1, x4)

inst_635:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x239 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2e5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7639; op2val:0xbc6e;
op3val:0x76e5; valaddr_reg:x8; val_offset:1833*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1833*FLEN/8, x10, x1, x4)

inst_636:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x239 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2e5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7639; op2val:0xbc6e;
op3val:0x76e5; valaddr_reg:x8; val_offset:1836*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1836*FLEN/8, x10, x1, x4)

inst_637:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x239 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2e5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7639; op2val:0xbc6e;
op3val:0x76e5; valaddr_reg:x8; val_offset:1839*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1839*FLEN/8, x10, x1, x4)

inst_638:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x239 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2e5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7639; op2val:0xbc6e;
op3val:0x76e5; valaddr_reg:x8; val_offset:1842*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1842*FLEN/8, x10, x1, x4)

inst_639:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x239 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2e5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7639; op2val:0xbc6e;
op3val:0x76e5; valaddr_reg:x8; val_offset:1845*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1845*FLEN/8, x10, x1, x4)

inst_640:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x241 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x015 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x262 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a41; op2val:0xb015;
op3val:0x6e62; valaddr_reg:x8; val_offset:1848*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1848*FLEN/8, x10, x1, x4)

inst_641:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x241 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x015 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x262 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a41; op2val:0xb015;
op3val:0x6e62; valaddr_reg:x8; val_offset:1851*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1851*FLEN/8, x10, x1, x4)

inst_642:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x241 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x015 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x262 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a41; op2val:0xb015;
op3val:0x6e62; valaddr_reg:x8; val_offset:1854*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1854*FLEN/8, x10, x1, x4)

inst_643:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x241 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x015 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x262 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a41; op2val:0xb015;
op3val:0x6e62; valaddr_reg:x8; val_offset:1857*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1857*FLEN/8, x10, x1, x4)

inst_644:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x241 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x015 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x262 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a41; op2val:0xb015;
op3val:0x6e62; valaddr_reg:x8; val_offset:1860*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1860*FLEN/8, x10, x1, x4)

inst_645:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x31e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x144 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0b0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x731e; op2val:0xbd44;
op3val:0x74b0; valaddr_reg:x8; val_offset:1863*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1863*FLEN/8, x10, x1, x4)

inst_646:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x31e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x144 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0b0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x731e; op2val:0xbd44;
op3val:0x74b0; valaddr_reg:x8; val_offset:1866*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1866*FLEN/8, x10, x1, x4)

inst_647:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x31e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x144 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0b0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x731e; op2val:0xbd44;
op3val:0x74b0; valaddr_reg:x8; val_offset:1869*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1869*FLEN/8, x10, x1, x4)

inst_648:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x31e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x144 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0b0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x731e; op2val:0xbd44;
op3val:0x74b0; valaddr_reg:x8; val_offset:1872*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1872*FLEN/8, x10, x1, x4)

inst_649:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x31e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x144 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0b0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x731e; op2val:0xbd44;
op3val:0x74b0; valaddr_reg:x8; val_offset:1875*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1875*FLEN/8, x10, x1, x4)

inst_650:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71a6; op2val:0xc43d;
op3val:0x79fe; valaddr_reg:x8; val_offset:1878*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1878*FLEN/8, x10, x1, x4)

inst_651:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1fe and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71a6; op2val:0xc43d;
op3val:0x79fe; valaddr_reg:x8; val_offset:1881*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1881*FLEN/8, x10, x1, x4)

inst_652:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1fe and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71a6; op2val:0xc43d;
op3val:0x79fe; valaddr_reg:x8; val_offset:1884*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1884*FLEN/8, x10, x1, x4)

inst_653:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1fe and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71a6; op2val:0xc43d;
op3val:0x79fe; valaddr_reg:x8; val_offset:1887*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1887*FLEN/8, x10, x1, x4)

inst_654:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1fe and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71a6; op2val:0xc43d;
op3val:0x79fe; valaddr_reg:x8; val_offset:1890*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1890*FLEN/8, x10, x1, x4)

inst_655:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x282 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ef9; op2val:0xb778;
op3val:0x6a82; valaddr_reg:x8; val_offset:1893*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1893*FLEN/8, x10, x1, x4)

inst_656:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x282 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ef9; op2val:0xb778;
op3val:0x6a82; valaddr_reg:x8; val_offset:1896*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1896*FLEN/8, x10, x1, x4)

inst_657:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x282 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ef9; op2val:0xb778;
op3val:0x6a82; valaddr_reg:x8; val_offset:1899*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1899*FLEN/8, x10, x1, x4)

inst_658:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x282 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ef9; op2val:0xb778;
op3val:0x6a82; valaddr_reg:x8; val_offset:1902*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1902*FLEN/8, x10, x1, x4)

inst_659:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x282 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ef9; op2val:0xb778;
op3val:0x6a82; valaddr_reg:x8; val_offset:1905*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1905*FLEN/8, x10, x1, x4)

inst_660:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x071 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x14c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7871; op2val:0xbd4c;
op3val:0x79e2; valaddr_reg:x8; val_offset:1908*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1908*FLEN/8, x10, x1, x4)

inst_661:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x071 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x14c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7871; op2val:0xbd4c;
op3val:0x79e2; valaddr_reg:x8; val_offset:1911*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1911*FLEN/8, x10, x1, x4)

inst_662:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x071 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x14c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7871; op2val:0xbd4c;
op3val:0x79e2; valaddr_reg:x8; val_offset:1914*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1914*FLEN/8, x10, x1, x4)

inst_663:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x071 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x14c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7871; op2val:0xbd4c;
op3val:0x79e2; valaddr_reg:x8; val_offset:1917*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1917*FLEN/8, x10, x1, x4)

inst_664:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x071 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x14c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7871; op2val:0xbd4c;
op3val:0x79e2; valaddr_reg:x8; val_offset:1920*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1920*FLEN/8, x10, x1, x4)

inst_665:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x298 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x16c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x079 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a98; op2val:0xb96c;
op3val:0x7879; valaddr_reg:x8; val_offset:1923*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1923*FLEN/8, x10, x1, x4)

inst_666:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x298 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x16c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x079 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a98; op2val:0xb96c;
op3val:0x7879; valaddr_reg:x8; val_offset:1926*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1926*FLEN/8, x10, x1, x4)

inst_667:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x298 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x16c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x079 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a98; op2val:0xb96c;
op3val:0x7879; valaddr_reg:x8; val_offset:1929*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1929*FLEN/8, x10, x1, x4)

inst_668:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x298 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x16c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x079 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a98; op2val:0xb96c;
op3val:0x7879; valaddr_reg:x8; val_offset:1932*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1932*FLEN/8, x10, x1, x4)

inst_669:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x298 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x16c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x079 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a98; op2val:0xb96c;
op3val:0x7879; valaddr_reg:x8; val_offset:1935*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1935*FLEN/8, x10, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_7)

inst_670:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x139 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x165 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x30d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7539; op2val:0xc165;
op3val:0x7b0d; valaddr_reg:x8; val_offset:1938*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1938*FLEN/8, x10, x1, x4)

inst_671:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x139 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x165 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x30d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7539; op2val:0xc165;
op3val:0x7b0d; valaddr_reg:x8; val_offset:1941*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1941*FLEN/8, x10, x1, x4)

inst_672:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x139 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x165 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x30d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7539; op2val:0xc165;
op3val:0x7b0d; valaddr_reg:x8; val_offset:1944*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1944*FLEN/8, x10, x1, x4)

inst_673:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x139 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x165 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x30d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7539; op2val:0xc165;
op3val:0x7b0d; valaddr_reg:x8; val_offset:1947*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1947*FLEN/8, x10, x1, x4)

inst_674:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x139 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x165 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x30d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7539; op2val:0xc165;
op3val:0x7b0d; valaddr_reg:x8; val_offset:1950*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1950*FLEN/8, x10, x1, x4)

inst_675:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x134 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3a8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e2; op2val:0xb934;
op3val:0x77a8; valaddr_reg:x8; val_offset:1953*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1953*FLEN/8, x10, x1, x4)

inst_676:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x134 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3a8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e2; op2val:0xb934;
op3val:0x77a8; valaddr_reg:x8; val_offset:1956*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1956*FLEN/8, x10, x1, x4)

inst_677:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x134 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3a8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e2; op2val:0xb934;
op3val:0x77a8; valaddr_reg:x8; val_offset:1959*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1959*FLEN/8, x10, x1, x4)

inst_678:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x134 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3a8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e2; op2val:0xb934;
op3val:0x77a8; valaddr_reg:x8; val_offset:1962*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1962*FLEN/8, x10, x1, x4)

inst_679:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x134 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3a8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e2; op2val:0xb934;
op3val:0x77a8; valaddr_reg:x8; val_offset:1965*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1965*FLEN/8, x10, x1, x4)

inst_680:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x080 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x37c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7880; op2val:0xbea6;
op3val:0x7b7c; valaddr_reg:x8; val_offset:1968*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1968*FLEN/8, x10, x1, x4)

inst_681:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x080 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x37c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7880; op2val:0xbea6;
op3val:0x7b7c; valaddr_reg:x8; val_offset:1971*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1971*FLEN/8, x10, x1, x4)

inst_682:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x080 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x37c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7880; op2val:0xbea6;
op3val:0x7b7c; valaddr_reg:x8; val_offset:1974*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1974*FLEN/8, x10, x1, x4)

inst_683:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x080 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x37c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7880; op2val:0xbea6;
op3val:0x7b7c; valaddr_reg:x8; val_offset:1977*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1977*FLEN/8, x10, x1, x4)

inst_684:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x080 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x37c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7880; op2val:0xbea6;
op3val:0x7b7c; valaddr_reg:x8; val_offset:1980*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1980*FLEN/8, x10, x1, x4)

inst_685:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x372 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf9; op2val:0xbb78;
op3val:0x7b72; valaddr_reg:x8; val_offset:1983*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1983*FLEN/8, x10, x1, x4)

inst_686:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x372 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf9; op2val:0xbb78;
op3val:0x7b72; valaddr_reg:x8; val_offset:1986*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 1986*FLEN/8, x10, x1, x4)

inst_687:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x372 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf9; op2val:0xbb78;
op3val:0x7b72; valaddr_reg:x8; val_offset:1989*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 1989*FLEN/8, x10, x1, x4)

inst_688:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x372 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf9; op2val:0xbb78;
op3val:0x7b72; valaddr_reg:x8; val_offset:1992*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 1992*FLEN/8, x10, x1, x4)

inst_689:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x372 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf9; op2val:0xbb78;
op3val:0x7b72; valaddr_reg:x8; val_offset:1995*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 1995*FLEN/8, x10, x1, x4)

inst_690:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ed and fs3 == 0 and fe3 == 0x1d and fm3 == 0x13a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x703e; op2val:0xc0ed;
op3val:0x753a; valaddr_reg:x8; val_offset:1998*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 1998*FLEN/8, x10, x1, x4)

inst_691:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ed and fs3 == 0 and fe3 == 0x1d and fm3 == 0x13a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x703e; op2val:0xc0ed;
op3val:0x753a; valaddr_reg:x8; val_offset:2001*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2001*FLEN/8, x10, x1, x4)

inst_692:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ed and fs3 == 0 and fe3 == 0x1d and fm3 == 0x13a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x703e; op2val:0xc0ed;
op3val:0x753a; valaddr_reg:x8; val_offset:2004*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2004*FLEN/8, x10, x1, x4)

inst_693:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ed and fs3 == 0 and fe3 == 0x1d and fm3 == 0x13a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x703e; op2val:0xc0ed;
op3val:0x753a; valaddr_reg:x8; val_offset:2007*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2007*FLEN/8, x10, x1, x4)

inst_694:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ed and fs3 == 0 and fe3 == 0x1d and fm3 == 0x13a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x703e; op2val:0xc0ed;
op3val:0x753a; valaddr_reg:x8; val_offset:2010*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2010*FLEN/8, x10, x1, x4)

inst_695:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x285 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2a1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x167 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7685; op2val:0xb6a1;
op3val:0x7167; valaddr_reg:x8; val_offset:2013*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2013*FLEN/8, x10, x1, x4)

inst_696:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x285 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2a1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x167 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7685; op2val:0xb6a1;
op3val:0x7167; valaddr_reg:x8; val_offset:2016*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2016*FLEN/8, x10, x1, x4)

inst_697:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x285 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2a1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x167 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7685; op2val:0xb6a1;
op3val:0x7167; valaddr_reg:x8; val_offset:2019*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2019*FLEN/8, x10, x1, x4)

inst_698:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x285 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2a1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x167 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7685; op2val:0xb6a1;
op3val:0x7167; valaddr_reg:x8; val_offset:2022*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2022*FLEN/8, x10, x1, x4)

inst_699:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x285 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2a1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x167 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7685; op2val:0xb6a1;
op3val:0x7167; valaddr_reg:x8; val_offset:2025*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2025*FLEN/8, x10, x1, x4)

inst_700:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x217 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x11c and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3c9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a17; op2val:0xad1c;
op3val:0x6bc9; valaddr_reg:x8; val_offset:2028*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2028*FLEN/8, x10, x1, x4)

inst_701:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x217 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x11c and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3c9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a17; op2val:0xad1c;
op3val:0x6bc9; valaddr_reg:x8; val_offset:2031*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2031*FLEN/8, x10, x1, x4)

inst_702:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x217 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x11c and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3c9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a17; op2val:0xad1c;
op3val:0x6bc9; valaddr_reg:x8; val_offset:2034*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2034*FLEN/8, x10, x1, x4)

inst_703:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x217 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x11c and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3c9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a17; op2val:0xad1c;
op3val:0x6bc9; valaddr_reg:x8; val_offset:2037*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2037*FLEN/8, x10, x1, x4)

inst_704:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x217 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x11c and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3c9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a17; op2val:0xad1c;
op3val:0x6bc9; valaddr_reg:x8; val_offset:2040*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2040*FLEN/8, x10, x1, x4)

inst_705:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x318 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x147 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0ae and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b18; op2val:0xb947;
op3val:0x78ae; valaddr_reg:x8; val_offset:2043*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2043*FLEN/8, x10, x1, x4)

inst_706:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x318 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x147 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0ae and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b18; op2val:0xb947;
op3val:0x78ae; valaddr_reg:x8; val_offset:2046*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2046*FLEN/8, x10, x1, x4)

inst_707:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x318 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x147 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0ae and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b18; op2val:0xb947;
op3val:0x78ae; valaddr_reg:x8; val_offset:2049*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2049*FLEN/8, x10, x1, x4)

inst_708:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x318 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x147 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0ae and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b18; op2val:0xb947;
op3val:0x78ae; valaddr_reg:x8; val_offset:2052*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2052*FLEN/8, x10, x1, x4)

inst_709:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x318 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x147 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0ae and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b18; op2val:0xb947;
op3val:0x78ae; valaddr_reg:x8; val_offset:2055*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2055*FLEN/8, x10, x1, x4)

inst_710:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x168 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2a2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e8; op2val:0xb968;
op3val:0x76a2; valaddr_reg:x8; val_offset:2058*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2058*FLEN/8, x10, x1, x4)

inst_711:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x168 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2a2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e8; op2val:0xb968;
op3val:0x76a2; valaddr_reg:x8; val_offset:2061*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2061*FLEN/8, x10, x1, x4)

inst_712:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x168 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2a2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e8; op2val:0xb968;
op3val:0x76a2; valaddr_reg:x8; val_offset:2064*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2064*FLEN/8, x10, x1, x4)

inst_713:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x168 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2a2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e8; op2val:0xb968;
op3val:0x76a2; valaddr_reg:x8; val_offset:2067*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2067*FLEN/8, x10, x1, x4)

inst_714:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e8 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x168 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2a2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e8; op2val:0xb968;
op3val:0x76a2; valaddr_reg:x8; val_offset:2070*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2070*FLEN/8, x10, x1, x4)

inst_715:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x09f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7d; op2val:0xb8f0;
op3val:0x789f; valaddr_reg:x8; val_offset:2073*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2073*FLEN/8, x10, x1, x4)

inst_716:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x09f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7d; op2val:0xb8f0;
op3val:0x789f; valaddr_reg:x8; val_offset:2076*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2076*FLEN/8, x10, x1, x4)

inst_717:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x09f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7d; op2val:0xb8f0;
op3val:0x789f; valaddr_reg:x8; val_offset:2079*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2079*FLEN/8, x10, x1, x4)

inst_718:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x09f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7d; op2val:0xb8f0;
op3val:0x789f; valaddr_reg:x8; val_offset:2082*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2082*FLEN/8, x10, x1, x4)

inst_719:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x09f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7d; op2val:0xb8f0;
op3val:0x789f; valaddr_reg:x8; val_offset:2085*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2085*FLEN/8, x10, x1, x4)

inst_720:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x360 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b2b; op2val:0xbc1d;
op3val:0x7b60; valaddr_reg:x8; val_offset:2088*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2088*FLEN/8, x10, x1, x4)

inst_721:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x360 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b2b; op2val:0xbc1d;
op3val:0x7b60; valaddr_reg:x8; val_offset:2091*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2091*FLEN/8, x10, x1, x4)

inst_722:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x360 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b2b; op2val:0xbc1d;
op3val:0x7b60; valaddr_reg:x8; val_offset:2094*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2094*FLEN/8, x10, x1, x4)

inst_723:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x360 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b2b; op2val:0xbc1d;
op3val:0x7b60; valaddr_reg:x8; val_offset:2097*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2097*FLEN/8, x10, x1, x4)

inst_724:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x360 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b2b; op2val:0xbc1d;
op3val:0x7b60; valaddr_reg:x8; val_offset:2100*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2100*FLEN/8, x10, x1, x4)

inst_725:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x188 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ae and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3dc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7988; op2val:0xbdae;
op3val:0x7bdc; valaddr_reg:x8; val_offset:2103*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2103*FLEN/8, x10, x1, x4)

inst_726:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x188 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ae and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3dc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7988; op2val:0xbdae;
op3val:0x7bdc; valaddr_reg:x8; val_offset:2106*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2106*FLEN/8, x10, x1, x4)

inst_727:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x188 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ae and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3dc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7988; op2val:0xbdae;
op3val:0x7bdc; valaddr_reg:x8; val_offset:2109*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2109*FLEN/8, x10, x1, x4)

inst_728:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x188 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ae and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3dc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7988; op2val:0xbdae;
op3val:0x7bdc; valaddr_reg:x8; val_offset:2112*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2112*FLEN/8, x10, x1, x4)

inst_729:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x188 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ae and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3dc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7988; op2val:0xbdae;
op3val:0x7bdc; valaddr_reg:x8; val_offset:2115*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2115*FLEN/8, x10, x1, x4)

inst_730:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fd and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1dc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d4; op2val:0xb9fd;
op3val:0x75dc; valaddr_reg:x8; val_offset:2118*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2118*FLEN/8, x10, x1, x4)

inst_731:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fd and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1dc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d4; op2val:0xb9fd;
op3val:0x75dc; valaddr_reg:x8; val_offset:2121*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2121*FLEN/8, x10, x1, x4)

inst_732:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fd and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1dc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d4; op2val:0xb9fd;
op3val:0x75dc; valaddr_reg:x8; val_offset:2124*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2124*FLEN/8, x10, x1, x4)

inst_733:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fd and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1dc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d4; op2val:0xb9fd;
op3val:0x75dc; valaddr_reg:x8; val_offset:2127*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2127*FLEN/8, x10, x1, x4)

inst_734:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fd and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1dc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d4; op2val:0xb9fd;
op3val:0x75dc; valaddr_reg:x8; val_offset:2130*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2130*FLEN/8, x10, x1, x4)

inst_735:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bf and fs2 == 1 and fe2 == 0x0e and fm2 == 0x101 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x038 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abf; op2val:0xb901;
op3val:0x7838; valaddr_reg:x8; val_offset:2133*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2133*FLEN/8, x10, x1, x4)

inst_736:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bf and fs2 == 1 and fe2 == 0x0e and fm2 == 0x101 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x038 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abf; op2val:0xb901;
op3val:0x7838; valaddr_reg:x8; val_offset:2136*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2136*FLEN/8, x10, x1, x4)

inst_737:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bf and fs2 == 1 and fe2 == 0x0e and fm2 == 0x101 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x038 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abf; op2val:0xb901;
op3val:0x7838; valaddr_reg:x8; val_offset:2139*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2139*FLEN/8, x10, x1, x4)

inst_738:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bf and fs2 == 1 and fe2 == 0x0e and fm2 == 0x101 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x038 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abf; op2val:0xb901;
op3val:0x7838; valaddr_reg:x8; val_offset:2142*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2142*FLEN/8, x10, x1, x4)

inst_739:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bf and fs2 == 1 and fe2 == 0x0e and fm2 == 0x101 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x038 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7abf; op2val:0xb901;
op3val:0x7838; valaddr_reg:x8; val_offset:2145*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2145*FLEN/8, x10, x1, x4)

inst_740:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x067 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x170 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74f0; op2val:0xc067;
op3val:0x7970; valaddr_reg:x8; val_offset:2148*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2148*FLEN/8, x10, x1, x4)

inst_741:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x067 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x170 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74f0; op2val:0xc067;
op3val:0x7970; valaddr_reg:x8; val_offset:2151*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2151*FLEN/8, x10, x1, x4)

inst_742:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x067 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x170 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74f0; op2val:0xc067;
op3val:0x7970; valaddr_reg:x8; val_offset:2154*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2154*FLEN/8, x10, x1, x4)

inst_743:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x067 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x170 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74f0; op2val:0xc067;
op3val:0x7970; valaddr_reg:x8; val_offset:2157*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2157*FLEN/8, x10, x1, x4)

inst_744:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x067 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x170 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74f0; op2val:0xc067;
op3val:0x7970; valaddr_reg:x8; val_offset:2160*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2160*FLEN/8, x10, x1, x4)

inst_745:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x04c and fs3 == 0 and fe3 == 0x1c and fm3 == 0x017 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779c; op2val:0xb44c;
op3val:0x7017; valaddr_reg:x8; val_offset:2163*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2163*FLEN/8, x10, x1, x4)

inst_746:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x04c and fs3 == 0 and fe3 == 0x1c and fm3 == 0x017 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779c; op2val:0xb44c;
op3val:0x7017; valaddr_reg:x8; val_offset:2166*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2166*FLEN/8, x10, x1, x4)

inst_747:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x04c and fs3 == 0 and fe3 == 0x1c and fm3 == 0x017 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779c; op2val:0xb44c;
op3val:0x7017; valaddr_reg:x8; val_offset:2169*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2169*FLEN/8, x10, x1, x4)

inst_748:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x04c and fs3 == 0 and fe3 == 0x1c and fm3 == 0x017 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779c; op2val:0xb44c;
op3val:0x7017; valaddr_reg:x8; val_offset:2172*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2172*FLEN/8, x10, x1, x4)

inst_749:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x04c and fs3 == 0 and fe3 == 0x1c and fm3 == 0x017 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779c; op2val:0xb44c;
op3val:0x7017; valaddr_reg:x8; val_offset:2175*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2175*FLEN/8, x10, x1, x4)

inst_750:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0xb8c6;
op3val:0x77fe; valaddr_reg:x8; val_offset:2178*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2178*FLEN/8, x10, x1, x4)

inst_751:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fe and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0xb8c6;
op3val:0x77fe; valaddr_reg:x8; val_offset:2181*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2181*FLEN/8, x10, x1, x4)

inst_752:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fe and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0xb8c6;
op3val:0x77fe; valaddr_reg:x8; val_offset:2184*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2184*FLEN/8, x10, x1, x4)

inst_753:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fe and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0xb8c6;
op3val:0x77fe; valaddr_reg:x8; val_offset:2187*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2187*FLEN/8, x10, x1, x4)

inst_754:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fe and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0xb8c6;
op3val:0x77fe; valaddr_reg:x8; val_offset:2190*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2190*FLEN/8, x10, x1, x4)

inst_755:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3c4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x064 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x044 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bc4; op2val:0xb864;
op3val:0x7844; valaddr_reg:x8; val_offset:2193*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2193*FLEN/8, x10, x1, x4)

inst_756:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3c4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x064 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x044 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bc4; op2val:0xb864;
op3val:0x7844; valaddr_reg:x8; val_offset:2196*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2196*FLEN/8, x10, x1, x4)

inst_757:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3c4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x064 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x044 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bc4; op2val:0xb864;
op3val:0x7844; valaddr_reg:x8; val_offset:2199*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2199*FLEN/8, x10, x1, x4)

inst_758:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3c4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x064 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x044 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bc4; op2val:0xb864;
op3val:0x7844; valaddr_reg:x8; val_offset:2202*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2202*FLEN/8, x10, x1, x4)

inst_759:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3c4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x064 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x044 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bc4; op2val:0xb864;
op3val:0x7844; valaddr_reg:x8; val_offset:2205*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2205*FLEN/8, x10, x1, x4)

inst_760:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0f0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x09f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7d; op2val:0xb4f0;
op3val:0x749f; valaddr_reg:x8; val_offset:2208*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2208*FLEN/8, x10, x1, x4)

inst_761:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0f0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x09f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7d; op2val:0xb4f0;
op3val:0x749f; valaddr_reg:x8; val_offset:2211*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2211*FLEN/8, x10, x1, x4)

inst_762:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0f0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x09f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7d; op2val:0xb4f0;
op3val:0x749f; valaddr_reg:x8; val_offset:2214*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2214*FLEN/8, x10, x1, x4)

inst_763:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0f0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x09f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7d; op2val:0xb4f0;
op3val:0x749f; valaddr_reg:x8; val_offset:2217*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2217*FLEN/8, x10, x1, x4)

inst_764:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0f0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x09f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7d; op2val:0xb4f0;
op3val:0x749f; valaddr_reg:x8; val_offset:2220*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2220*FLEN/8, x10, x1, x4)

inst_765:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f4 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0d7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x035 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72f4; op2val:0xc0d7;
op3val:0x7835; valaddr_reg:x8; val_offset:2223*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2223*FLEN/8, x10, x1, x4)

inst_766:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f4 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0d7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x035 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72f4; op2val:0xc0d7;
op3val:0x7835; valaddr_reg:x8; val_offset:2226*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2226*FLEN/8, x10, x1, x4)

inst_767:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f4 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0d7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x035 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72f4; op2val:0xc0d7;
op3val:0x7835; valaddr_reg:x8; val_offset:2229*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2229*FLEN/8, x10, x1, x4)

inst_768:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f4 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0d7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x035 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72f4; op2val:0xc0d7;
op3val:0x7835; valaddr_reg:x8; val_offset:2232*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2232*FLEN/8, x10, x1, x4)

inst_769:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f4 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0d7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x035 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72f4; op2val:0xc0d7;
op3val:0x7835; valaddr_reg:x8; val_offset:2235*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2235*FLEN/8, x10, x1, x4)

inst_770:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x221 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x04d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x298 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a21; op2val:0xbc4d;
op3val:0x7a98; valaddr_reg:x8; val_offset:2238*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2238*FLEN/8, x10, x1, x4)

inst_771:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x221 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x04d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x298 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a21; op2val:0xbc4d;
op3val:0x7a98; valaddr_reg:x8; val_offset:2241*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2241*FLEN/8, x10, x1, x4)

inst_772:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x221 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x04d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x298 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a21; op2val:0xbc4d;
op3val:0x7a98; valaddr_reg:x8; val_offset:2244*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2244*FLEN/8, x10, x1, x4)

inst_773:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x221 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x04d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x298 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a21; op2val:0xbc4d;
op3val:0x7a98; valaddr_reg:x8; val_offset:2247*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2247*FLEN/8, x10, x1, x4)

inst_774:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x221 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x04d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x298 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a21; op2val:0xbc4d;
op3val:0x7a98; valaddr_reg:x8; val_offset:2250*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2250*FLEN/8, x10, x1, x4)

inst_775:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12d and fs2 == 1 and fe2 == 0x0c and fm2 == 0x224 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3f3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792d; op2val:0xb224;
op3val:0x6ff3; valaddr_reg:x8; val_offset:2253*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2253*FLEN/8, x10, x1, x4)

inst_776:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12d and fs2 == 1 and fe2 == 0x0c and fm2 == 0x224 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3f3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792d; op2val:0xb224;
op3val:0x6ff3; valaddr_reg:x8; val_offset:2256*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2256*FLEN/8, x10, x1, x4)

inst_777:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12d and fs2 == 1 and fe2 == 0x0c and fm2 == 0x224 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3f3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792d; op2val:0xb224;
op3val:0x6ff3; valaddr_reg:x8; val_offset:2259*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2259*FLEN/8, x10, x1, x4)

inst_778:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12d and fs2 == 1 and fe2 == 0x0c and fm2 == 0x224 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3f3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792d; op2val:0xb224;
op3val:0x6ff3; valaddr_reg:x8; val_offset:2262*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2262*FLEN/8, x10, x1, x4)

inst_779:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12d and fs2 == 1 and fe2 == 0x0c and fm2 == 0x224 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3f3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792d; op2val:0xb224;
op3val:0x6ff3; valaddr_reg:x8; val_offset:2265*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2265*FLEN/8, x10, x1, x4)

inst_780:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x24d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x1a and fm3 == 0x079 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x764d; op2val:0xadad;
op3val:0x6879; valaddr_reg:x8; val_offset:2268*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2268*FLEN/8, x10, x1, x4)

inst_781:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x24d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x1a and fm3 == 0x079 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x764d; op2val:0xadad;
op3val:0x6879; valaddr_reg:x8; val_offset:2271*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2271*FLEN/8, x10, x1, x4)

inst_782:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x24d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x1a and fm3 == 0x079 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x764d; op2val:0xadad;
op3val:0x6879; valaddr_reg:x8; val_offset:2274*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2274*FLEN/8, x10, x1, x4)

inst_783:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x24d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x1a and fm3 == 0x079 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x764d; op2val:0xadad;
op3val:0x6879; valaddr_reg:x8; val_offset:2277*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2277*FLEN/8, x10, x1, x4)

inst_784:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x24d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x1a and fm3 == 0x079 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x764d; op2val:0xadad;
op3val:0x6879; valaddr_reg:x8; val_offset:2280*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2280*FLEN/8, x10, x1, x4)

inst_785:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x116 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x38d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f0; op2val:0xc116;
op3val:0x7b8d; valaddr_reg:x8; val_offset:2283*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2283*FLEN/8, x10, x1, x4)

inst_786:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x116 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x38d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f0; op2val:0xc116;
op3val:0x7b8d; valaddr_reg:x8; val_offset:2286*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2286*FLEN/8, x10, x1, x4)

inst_787:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x116 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x38d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f0; op2val:0xc116;
op3val:0x7b8d; valaddr_reg:x8; val_offset:2289*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2289*FLEN/8, x10, x1, x4)

inst_788:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x116 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x38d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f0; op2val:0xc116;
op3val:0x7b8d; valaddr_reg:x8; val_offset:2292*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2292*FLEN/8, x10, x1, x4)

inst_789:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x116 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x38d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f0; op2val:0xc116;
op3val:0x7b8d; valaddr_reg:x8; val_offset:2295*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2295*FLEN/8, x10, x1, x4)

inst_790:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x18c and fs2 == 1 and fe2 == 0x10 and fm2 == 0x007 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x196 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x758c; op2val:0xc007;
op3val:0x7996; valaddr_reg:x8; val_offset:2298*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2298*FLEN/8, x10, x1, x4)

inst_791:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x18c and fs2 == 1 and fe2 == 0x10 and fm2 == 0x007 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x196 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x758c; op2val:0xc007;
op3val:0x7996; valaddr_reg:x8; val_offset:2301*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2301*FLEN/8, x10, x1, x4)

inst_792:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x18c and fs2 == 1 and fe2 == 0x10 and fm2 == 0x007 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x196 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x758c; op2val:0xc007;
op3val:0x7996; valaddr_reg:x8; val_offset:2304*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2304*FLEN/8, x10, x1, x4)

inst_793:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x18c and fs2 == 1 and fe2 == 0x10 and fm2 == 0x007 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x196 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x758c; op2val:0xc007;
op3val:0x7996; valaddr_reg:x8; val_offset:2307*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2307*FLEN/8, x10, x1, x4)

inst_794:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x18c and fs2 == 1 and fe2 == 0x10 and fm2 == 0x007 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x196 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x758c; op2val:0xc007;
op3val:0x7996; valaddr_reg:x8; val_offset:2310*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2310*FLEN/8, x10, x1, x4)

inst_795:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f8 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x360 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x094 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f8; op2val:0xb360;
op3val:0x7094; valaddr_reg:x8; val_offset:2313*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2313*FLEN/8, x10, x1, x4)

inst_796:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f8 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x360 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x094 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f8; op2val:0xb360;
op3val:0x7094; valaddr_reg:x8; val_offset:2316*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2316*FLEN/8, x10, x1, x4)

inst_797:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f8 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x360 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x094 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f8; op2val:0xb360;
op3val:0x7094; valaddr_reg:x8; val_offset:2319*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2319*FLEN/8, x10, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_8)

inst_798:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f8 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x360 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x094 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f8; op2val:0xb360;
op3val:0x7094; valaddr_reg:x8; val_offset:2322*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2322*FLEN/8, x10, x1, x4)

inst_799:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f8 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x360 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x094 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f8; op2val:0xb360;
op3val:0x7094; valaddr_reg:x8; val_offset:2325*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2325*FLEN/8, x10, x1, x4)

inst_800:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x181 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x369 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x119 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7981; op2val:0xaf69;
op3val:0x6d19; valaddr_reg:x8; val_offset:2328*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2328*FLEN/8, x10, x1, x4)

inst_801:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x181 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x369 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x119 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7981; op2val:0xaf69;
op3val:0x6d19; valaddr_reg:x8; val_offset:2331*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2331*FLEN/8, x10, x1, x4)

inst_802:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x181 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x369 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x119 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7981; op2val:0xaf69;
op3val:0x6d19; valaddr_reg:x8; val_offset:2334*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2334*FLEN/8, x10, x1, x4)

inst_803:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x181 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x369 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x119 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7981; op2val:0xaf69;
op3val:0x6d19; valaddr_reg:x8; val_offset:2337*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2337*FLEN/8, x10, x1, x4)

inst_804:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x181 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x369 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x119 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7981; op2val:0xaf69;
op3val:0x6d19; valaddr_reg:x8; val_offset:2340*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2340*FLEN/8, x10, x1, x4)

inst_805:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1e8 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x247 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71e8; op2val:0xc247;
op3val:0x78a3; valaddr_reg:x8; val_offset:2343*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2343*FLEN/8, x10, x1, x4)

inst_806:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1e8 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x247 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71e8; op2val:0xc247;
op3val:0x78a3; valaddr_reg:x8; val_offset:2346*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2346*FLEN/8, x10, x1, x4)

inst_807:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1e8 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x247 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71e8; op2val:0xc247;
op3val:0x78a3; valaddr_reg:x8; val_offset:2349*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2349*FLEN/8, x10, x1, x4)

inst_808:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1e8 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x247 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71e8; op2val:0xc247;
op3val:0x78a3; valaddr_reg:x8; val_offset:2352*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2352*FLEN/8, x10, x1, x4)

inst_809:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1e8 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x247 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0a3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71e8; op2val:0xc247;
op3val:0x78a3; valaddr_reg:x8; val_offset:2355*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2355*FLEN/8, x10, x1, x4)

inst_810:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x013 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x391 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7013; op2val:0xc791;
op3val:0x7bb6; valaddr_reg:x8; val_offset:2358*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2358*FLEN/8, x10, x1, x4)

inst_811:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x013 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x391 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7013; op2val:0xc791;
op3val:0x7bb6; valaddr_reg:x8; val_offset:2361*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2361*FLEN/8, x10, x1, x4)

inst_812:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x013 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x391 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7013; op2val:0xc791;
op3val:0x7bb6; valaddr_reg:x8; val_offset:2364*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2364*FLEN/8, x10, x1, x4)

inst_813:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x013 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x391 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7013; op2val:0xc791;
op3val:0x7bb6; valaddr_reg:x8; val_offset:2367*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2367*FLEN/8, x10, x1, x4)

inst_814:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x013 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x391 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7013; op2val:0xc791;
op3val:0x7bb6; valaddr_reg:x8; val_offset:2370*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2370*FLEN/8, x10, x1, x4)

inst_815:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2ce and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ec and fs3 == 0 and fe3 == 0x1e and fm3 == 0x10a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76ce; op2val:0xbdec;
op3val:0x790a; valaddr_reg:x8; val_offset:2373*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2373*FLEN/8, x10, x1, x4)

inst_816:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2ce and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ec and fs3 == 0 and fe3 == 0x1e and fm3 == 0x10a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76ce; op2val:0xbdec;
op3val:0x790a; valaddr_reg:x8; val_offset:2376*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2376*FLEN/8, x10, x1, x4)

inst_817:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2ce and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ec and fs3 == 0 and fe3 == 0x1e and fm3 == 0x10a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76ce; op2val:0xbdec;
op3val:0x790a; valaddr_reg:x8; val_offset:2379*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2379*FLEN/8, x10, x1, x4)

inst_818:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2ce and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ec and fs3 == 0 and fe3 == 0x1e and fm3 == 0x10a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76ce; op2val:0xbdec;
op3val:0x790a; valaddr_reg:x8; val_offset:2382*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2382*FLEN/8, x10, x1, x4)

inst_819:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2ce and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ec and fs3 == 0 and fe3 == 0x1e and fm3 == 0x10a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76ce; op2val:0xbdec;
op3val:0x790a; valaddr_reg:x8; val_offset:2385*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2385*FLEN/8, x10, x1, x4)

inst_820:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x32a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2e9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0xaf2a;
op3val:0x6ee9; valaddr_reg:x8; val_offset:2388*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2388*FLEN/8, x10, x1, x4)

inst_821:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x32a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2e9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0xaf2a;
op3val:0x6ee9; valaddr_reg:x8; val_offset:2391*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2391*FLEN/8, x10, x1, x4)

inst_822:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x32a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2e9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0xaf2a;
op3val:0x6ee9; valaddr_reg:x8; val_offset:2394*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2394*FLEN/8, x10, x1, x4)

inst_823:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x32a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2e9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0xaf2a;
op3val:0x6ee9; valaddr_reg:x8; val_offset:2397*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2397*FLEN/8, x10, x1, x4)

inst_824:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b7 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x32a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2e9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb7; op2val:0xaf2a;
op3val:0x6ee9; valaddr_reg:x8; val_offset:2400*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2400*FLEN/8, x10, x1, x4)

inst_825:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x0a and fm2 == 0x113 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x111 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bfd; op2val:0xa913;
op3val:0x6911; valaddr_reg:x8; val_offset:2403*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2403*FLEN/8, x10, x1, x4)

inst_826:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x0a and fm2 == 0x113 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x111 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bfd; op2val:0xa913;
op3val:0x6911; valaddr_reg:x8; val_offset:2406*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2406*FLEN/8, x10, x1, x4)

inst_827:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x0a and fm2 == 0x113 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x111 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bfd; op2val:0xa913;
op3val:0x6911; valaddr_reg:x8; val_offset:2409*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2409*FLEN/8, x10, x1, x4)

inst_828:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x0a and fm2 == 0x113 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x111 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bfd; op2val:0xa913;
op3val:0x6911; valaddr_reg:x8; val_offset:2412*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2412*FLEN/8, x10, x1, x4)

inst_829:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x0a and fm2 == 0x113 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x111 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bfd; op2val:0xa913;
op3val:0x6911; valaddr_reg:x8; val_offset:2415*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2415*FLEN/8, x10, x1, x4)

inst_830:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ce and fs2 == 1 and fe2 == 0x0f and fm2 == 0x05d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ce; op2val:0xbc5d;
op3val:0x793e; valaddr_reg:x8; val_offset:2418*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2418*FLEN/8, x10, x1, x4)

inst_831:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ce and fs2 == 1 and fe2 == 0x0f and fm2 == 0x05d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ce; op2val:0xbc5d;
op3val:0x793e; valaddr_reg:x8; val_offset:2421*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2421*FLEN/8, x10, x1, x4)

inst_832:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ce and fs2 == 1 and fe2 == 0x0f and fm2 == 0x05d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ce; op2val:0xbc5d;
op3val:0x793e; valaddr_reg:x8; val_offset:2424*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2424*FLEN/8, x10, x1, x4)

inst_833:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ce and fs2 == 1 and fe2 == 0x0f and fm2 == 0x05d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ce; op2val:0xbc5d;
op3val:0x793e; valaddr_reg:x8; val_offset:2427*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2427*FLEN/8, x10, x1, x4)

inst_834:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ce and fs2 == 1 and fe2 == 0x0f and fm2 == 0x05d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ce; op2val:0xbc5d;
op3val:0x793e; valaddr_reg:x8; val_offset:2430*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2430*FLEN/8, x10, x1, x4)

inst_835:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1d0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1ba and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be2; op2val:0xb5d0;
op3val:0x75ba; valaddr_reg:x8; val_offset:2433*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2433*FLEN/8, x10, x1, x4)

inst_836:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1d0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1ba and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be2; op2val:0xb5d0;
op3val:0x75ba; valaddr_reg:x8; val_offset:2436*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2436*FLEN/8, x10, x1, x4)

inst_837:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1d0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1ba and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be2; op2val:0xb5d0;
op3val:0x75ba; valaddr_reg:x8; val_offset:2439*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2439*FLEN/8, x10, x1, x4)

inst_838:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1d0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1ba and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be2; op2val:0xb5d0;
op3val:0x75ba; valaddr_reg:x8; val_offset:2442*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2442*FLEN/8, x10, x1, x4)

inst_839:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e2 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1d0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1ba and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be2; op2val:0xb5d0;
op3val:0x75ba; valaddr_reg:x8; val_offset:2445*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2445*FLEN/8, x10, x1, x4)

inst_840:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x180 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x132 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b92; op2val:0xb980;
op3val:0x7932; valaddr_reg:x8; val_offset:2448*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2448*FLEN/8, x10, x1, x4)

inst_841:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x180 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x132 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b92; op2val:0xb980;
op3val:0x7932; valaddr_reg:x8; val_offset:2451*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2451*FLEN/8, x10, x1, x4)

inst_842:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x180 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x132 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b92; op2val:0xb980;
op3val:0x7932; valaddr_reg:x8; val_offset:2454*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2454*FLEN/8, x10, x1, x4)

inst_843:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x180 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x132 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b92; op2val:0xb980;
op3val:0x7932; valaddr_reg:x8; val_offset:2457*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2457*FLEN/8, x10, x1, x4)

inst_844:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x180 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x132 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b92; op2val:0xb980;
op3val:0x7932; valaddr_reg:x8; val_offset:2460*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2460*FLEN/8, x10, x1, x4)

inst_845:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1bb and fs3 == 0 and fe3 == 0x1c and fm3 == 0x16d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779f; op2val:0xb5bb;
op3val:0x716d; valaddr_reg:x8; val_offset:2463*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2463*FLEN/8, x10, x1, x4)

inst_846:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1bb and fs3 == 0 and fe3 == 0x1c and fm3 == 0x16d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779f; op2val:0xb5bb;
op3val:0x716d; valaddr_reg:x8; val_offset:2466*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2466*FLEN/8, x10, x1, x4)

inst_847:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1bb and fs3 == 0 and fe3 == 0x1c and fm3 == 0x16d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779f; op2val:0xb5bb;
op3val:0x716d; valaddr_reg:x8; val_offset:2469*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2469*FLEN/8, x10, x1, x4)

inst_848:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1bb and fs3 == 0 and fe3 == 0x1c and fm3 == 0x16d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779f; op2val:0xb5bb;
op3val:0x716d; valaddr_reg:x8; val_offset:2472*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2472*FLEN/8, x10, x1, x4)

inst_849:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1bb and fs3 == 0 and fe3 == 0x1c and fm3 == 0x16d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x779f; op2val:0xb5bb;
op3val:0x716d; valaddr_reg:x8; val_offset:2475*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2475*FLEN/8, x10, x1, x4)

inst_850:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x38a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x236 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1d7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x738a; op2val:0xbe36;
op3val:0x75d7; valaddr_reg:x8; val_offset:2478*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2478*FLEN/8, x10, x1, x4)

inst_851:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x38a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x236 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1d7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x738a; op2val:0xbe36;
op3val:0x75d7; valaddr_reg:x8; val_offset:2481*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2481*FLEN/8, x10, x1, x4)

inst_852:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x38a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x236 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1d7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x738a; op2val:0xbe36;
op3val:0x75d7; valaddr_reg:x8; val_offset:2484*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2484*FLEN/8, x10, x1, x4)

inst_853:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x38a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x236 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1d7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x738a; op2val:0xbe36;
op3val:0x75d7; valaddr_reg:x8; val_offset:2487*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2487*FLEN/8, x10, x1, x4)

inst_854:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x38a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x236 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1d7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x738a; op2val:0xbe36;
op3val:0x75d7; valaddr_reg:x8; val_offset:2490*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2490*FLEN/8, x10, x1, x4)

inst_855:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x189 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x04e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1f1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7589; op2val:0xbc4e;
op3val:0x75f1; valaddr_reg:x8; val_offset:2493*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2493*FLEN/8, x10, x1, x4)

inst_856:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x189 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x04e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1f1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7589; op2val:0xbc4e;
op3val:0x75f1; valaddr_reg:x8; val_offset:2496*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2496*FLEN/8, x10, x1, x4)

inst_857:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x189 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x04e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1f1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7589; op2val:0xbc4e;
op3val:0x75f1; valaddr_reg:x8; val_offset:2499*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2499*FLEN/8, x10, x1, x4)

inst_858:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x189 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x04e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1f1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7589; op2val:0xbc4e;
op3val:0x75f1; valaddr_reg:x8; val_offset:2502*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2502*FLEN/8, x10, x1, x4)

inst_859:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x189 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x04e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1f1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7589; op2val:0xbc4e;
op3val:0x75f1; valaddr_reg:x8; val_offset:2505*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2505*FLEN/8, x10, x1, x4)

inst_860:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x276 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x371 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a76; op2val:0xb771;
op3val:0x75fe; valaddr_reg:x8; val_offset:2508*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2508*FLEN/8, x10, x1, x4)

inst_861:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x276 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x371 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1fe and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a76; op2val:0xb771;
op3val:0x75fe; valaddr_reg:x8; val_offset:2511*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2511*FLEN/8, x10, x1, x4)

inst_862:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x276 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x371 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1fe and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a76; op2val:0xb771;
op3val:0x75fe; valaddr_reg:x8; val_offset:2514*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2514*FLEN/8, x10, x1, x4)

inst_863:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x276 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x371 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1fe and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a76; op2val:0xb771;
op3val:0x75fe; valaddr_reg:x8; val_offset:2517*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2517*FLEN/8, x10, x1, x4)

inst_864:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x276 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x371 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1fe and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a76; op2val:0xb771;
op3val:0x75fe; valaddr_reg:x8; val_offset:2520*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2520*FLEN/8, x10, x1, x4)

inst_865:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x106 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x007 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0f0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7906; op2val:0xac07;
op3val:0x68f0; valaddr_reg:x8; val_offset:2523*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2523*FLEN/8, x10, x1, x4)

inst_866:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x106 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x007 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0f0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7906; op2val:0xac07;
op3val:0x68f0; valaddr_reg:x8; val_offset:2526*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2526*FLEN/8, x10, x1, x4)

inst_867:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x106 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x007 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0f0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7906; op2val:0xac07;
op3val:0x68f0; valaddr_reg:x8; val_offset:2529*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2529*FLEN/8, x10, x1, x4)

inst_868:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x106 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x007 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0f0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7906; op2val:0xac07;
op3val:0x68f0; valaddr_reg:x8; val_offset:2532*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2532*FLEN/8, x10, x1, x4)

inst_869:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x106 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x007 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0f0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7906; op2val:0xac07;
op3val:0x68f0; valaddr_reg:x8; val_offset:2535*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2535*FLEN/8, x10, x1, x4)

inst_870:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x080 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x10d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ad and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7080; op2val:0xc50d;
op3val:0x79ad; valaddr_reg:x8; val_offset:2538*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2538*FLEN/8, x10, x1, x4)

inst_871:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x080 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x10d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ad and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7080; op2val:0xc50d;
op3val:0x79ad; valaddr_reg:x8; val_offset:2541*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2541*FLEN/8, x10, x1, x4)

inst_872:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x080 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x10d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ad and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7080; op2val:0xc50d;
op3val:0x79ad; valaddr_reg:x8; val_offset:2544*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2544*FLEN/8, x10, x1, x4)

inst_873:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x080 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x10d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ad and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7080; op2val:0xc50d;
op3val:0x79ad; valaddr_reg:x8; val_offset:2547*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2547*FLEN/8, x10, x1, x4)

inst_874:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x080 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x10d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ad and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7080; op2val:0xc50d;
op3val:0x79ad; valaddr_reg:x8; val_offset:2550*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2550*FLEN/8, x10, x1, x4)

inst_875:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x31f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x19b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x101 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b1f; op2val:0xb59b;
op3val:0x7501; valaddr_reg:x8; val_offset:2553*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2553*FLEN/8, x10, x1, x4)

inst_876:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x31f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x19b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x101 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b1f; op2val:0xb59b;
op3val:0x7501; valaddr_reg:x8; val_offset:2556*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2556*FLEN/8, x10, x1, x4)

inst_877:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x31f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x19b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x101 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b1f; op2val:0xb59b;
op3val:0x7501; valaddr_reg:x8; val_offset:2559*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2559*FLEN/8, x10, x1, x4)

inst_878:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x31f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x19b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x101 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b1f; op2val:0xb59b;
op3val:0x7501; valaddr_reg:x8; val_offset:2562*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2562*FLEN/8, x10, x1, x4)

inst_879:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x31f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x19b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x101 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b1f; op2val:0xb59b;
op3val:0x7501; valaddr_reg:x8; val_offset:2565*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2565*FLEN/8, x10, x1, x4)

inst_880:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x027 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x322 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x370 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6827; op2val:0xc722;
op3val:0x7370; valaddr_reg:x8; val_offset:2568*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2568*FLEN/8, x10, x1, x4)

inst_881:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x027 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x322 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x370 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6827; op2val:0xc722;
op3val:0x7370; valaddr_reg:x8; val_offset:2571*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2571*FLEN/8, x10, x1, x4)

inst_882:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x027 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x322 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x370 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6827; op2val:0xc722;
op3val:0x7370; valaddr_reg:x8; val_offset:2574*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2574*FLEN/8, x10, x1, x4)

inst_883:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x027 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x322 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x370 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6827; op2val:0xc722;
op3val:0x7370; valaddr_reg:x8; val_offset:2577*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2577*FLEN/8, x10, x1, x4)

inst_884:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x027 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x322 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x370 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6827; op2val:0xc722;
op3val:0x7370; valaddr_reg:x8; val_offset:2580*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2580*FLEN/8, x10, x1, x4)

inst_885:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1dc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0xbc0e;
op3val:0x75dc; valaddr_reg:x8; val_offset:2583*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2583*FLEN/8, x10, x1, x4)

inst_886:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1dc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0xbc0e;
op3val:0x75dc; valaddr_reg:x8; val_offset:2586*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2586*FLEN/8, x10, x1, x4)

inst_887:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1dc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0xbc0e;
op3val:0x75dc; valaddr_reg:x8; val_offset:2589*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2589*FLEN/8, x10, x1, x4)

inst_888:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1dc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0xbc0e;
op3val:0x75dc; valaddr_reg:x8; val_offset:2592*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2592*FLEN/8, x10, x1, x4)

inst_889:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1dc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0xbc0e;
op3val:0x75dc; valaddr_reg:x8; val_offset:2595*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2595*FLEN/8, x10, x1, x4)

inst_890:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x048 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0d3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x787d; op2val:0xb848;
op3val:0x74d3; valaddr_reg:x8; val_offset:2598*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2598*FLEN/8, x10, x1, x4)

inst_891:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x048 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0d3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x787d; op2val:0xb848;
op3val:0x74d3; valaddr_reg:x8; val_offset:2601*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2601*FLEN/8, x10, x1, x4)

inst_892:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x048 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0d3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x787d; op2val:0xb848;
op3val:0x74d3; valaddr_reg:x8; val_offset:2604*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2604*FLEN/8, x10, x1, x4)

inst_893:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x048 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0d3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x787d; op2val:0xb848;
op3val:0x74d3; valaddr_reg:x8; val_offset:2607*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2607*FLEN/8, x10, x1, x4)

inst_894:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x048 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0d3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x787d; op2val:0xb848;
op3val:0x74d3; valaddr_reg:x8; val_offset:2610*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2610*FLEN/8, x10, x1, x4)

inst_895:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0da and fs3 == 0 and fe3 == 0x1e and fm3 == 0x248 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792c; op2val:0xbcda;
op3val:0x7a48; valaddr_reg:x8; val_offset:2613*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2613*FLEN/8, x10, x1, x4)

inst_896:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0da and fs3 == 0 and fe3 == 0x1e and fm3 == 0x248 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792c; op2val:0xbcda;
op3val:0x7a48; valaddr_reg:x8; val_offset:2616*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2616*FLEN/8, x10, x1, x4)

inst_897:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0da and fs3 == 0 and fe3 == 0x1e and fm3 == 0x248 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792c; op2val:0xbcda;
op3val:0x7a48; valaddr_reg:x8; val_offset:2619*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2619*FLEN/8, x10, x1, x4)

inst_898:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0da and fs3 == 0 and fe3 == 0x1e and fm3 == 0x248 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792c; op2val:0xbcda;
op3val:0x7a48; valaddr_reg:x8; val_offset:2622*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2622*FLEN/8, x10, x1, x4)

inst_899:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0da and fs3 == 0 and fe3 == 0x1e and fm3 == 0x248 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792c; op2val:0xbcda;
op3val:0x7a48; valaddr_reg:x8; val_offset:2625*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2625*FLEN/8, x10, x1, x4)

inst_900:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x390 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ed and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a43; op2val:0xbb90;
op3val:0x79ed; valaddr_reg:x8; val_offset:2628*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2628*FLEN/8, x10, x1, x4)

inst_901:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x390 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ed and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a43; op2val:0xbb90;
op3val:0x79ed; valaddr_reg:x8; val_offset:2631*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2631*FLEN/8, x10, x1, x4)

inst_902:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x390 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ed and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a43; op2val:0xbb90;
op3val:0x79ed; valaddr_reg:x8; val_offset:2634*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2634*FLEN/8, x10, x1, x4)

inst_903:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x390 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ed and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a43; op2val:0xbb90;
op3val:0x79ed; valaddr_reg:x8; val_offset:2637*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2637*FLEN/8, x10, x1, x4)

inst_904:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x390 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ed and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a43; op2val:0xbb90;
op3val:0x79ed; valaddr_reg:x8; val_offset:2640*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2640*FLEN/8, x10, x1, x4)

inst_905:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ab and fs2 == 1 and fe2 == 0x0d and fm2 == 0x31e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ab; op2val:0xb71e;
op3val:0x742b; valaddr_reg:x8; val_offset:2643*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2643*FLEN/8, x10, x1, x4)

inst_906:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ab and fs2 == 1 and fe2 == 0x0d and fm2 == 0x31e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ab; op2val:0xb71e;
op3val:0x742b; valaddr_reg:x8; val_offset:2646*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2646*FLEN/8, x10, x1, x4)

inst_907:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ab and fs2 == 1 and fe2 == 0x0d and fm2 == 0x31e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ab; op2val:0xb71e;
op3val:0x742b; valaddr_reg:x8; val_offset:2649*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2649*FLEN/8, x10, x1, x4)

inst_908:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ab and fs2 == 1 and fe2 == 0x0d and fm2 == 0x31e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ab; op2val:0xb71e;
op3val:0x742b; valaddr_reg:x8; val_offset:2652*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2652*FLEN/8, x10, x1, x4)

inst_909:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ab and fs2 == 1 and fe2 == 0x0d and fm2 == 0x31e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ab; op2val:0xb71e;
op3val:0x742b; valaddr_reg:x8; val_offset:2655*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2655*FLEN/8, x10, x1, x4)

inst_910:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ba and fs2 == 1 and fe2 == 0x0d and fm2 == 0x17c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aba; op2val:0xb57c;
op3val:0x74a1; valaddr_reg:x8; val_offset:2658*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2658*FLEN/8, x10, x1, x4)

inst_911:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ba and fs2 == 1 and fe2 == 0x0d and fm2 == 0x17c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aba; op2val:0xb57c;
op3val:0x74a1; valaddr_reg:x8; val_offset:2661*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2661*FLEN/8, x10, x1, x4)

inst_912:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ba and fs2 == 1 and fe2 == 0x0d and fm2 == 0x17c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aba; op2val:0xb57c;
op3val:0x74a1; valaddr_reg:x8; val_offset:2664*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2664*FLEN/8, x10, x1, x4)

inst_913:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ba and fs2 == 1 and fe2 == 0x0d and fm2 == 0x17c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aba; op2val:0xb57c;
op3val:0x74a1; valaddr_reg:x8; val_offset:2667*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2667*FLEN/8, x10, x1, x4)

inst_914:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ba and fs2 == 1 and fe2 == 0x0d and fm2 == 0x17c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aba; op2val:0xb57c;
op3val:0x74a1; valaddr_reg:x8; val_offset:2670*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2670*FLEN/8, x10, x1, x4)

inst_915:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x026 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x326 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae0; op2val:0xb826;
op3val:0x7726; valaddr_reg:x8; val_offset:2673*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2673*FLEN/8, x10, x1, x4)

inst_916:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x026 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x326 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae0; op2val:0xb826;
op3val:0x7726; valaddr_reg:x8; val_offset:2676*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2676*FLEN/8, x10, x1, x4)

inst_917:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x026 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x326 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae0; op2val:0xb826;
op3val:0x7726; valaddr_reg:x8; val_offset:2679*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2679*FLEN/8, x10, x1, x4)

inst_918:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x026 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x326 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae0; op2val:0xb826;
op3val:0x7726; valaddr_reg:x8; val_offset:2682*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2682*FLEN/8, x10, x1, x4)

inst_919:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x026 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x326 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae0; op2val:0xb826;
op3val:0x7726; valaddr_reg:x8; val_offset:2685*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2685*FLEN/8, x10, x1, x4)

inst_920:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x255 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0xba55;
op3val:0x77fb; valaddr_reg:x8; val_offset:2688*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2688*FLEN/8, x10, x1, x4)

inst_921:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x255 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0xba55;
op3val:0x77fb; valaddr_reg:x8; val_offset:2691*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2691*FLEN/8, x10, x1, x4)

inst_922:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x255 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0xba55;
op3val:0x77fb; valaddr_reg:x8; val_offset:2694*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2694*FLEN/8, x10, x1, x4)

inst_923:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x255 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0xba55;
op3val:0x77fb; valaddr_reg:x8; val_offset:2697*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2697*FLEN/8, x10, x1, x4)

inst_924:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x255 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0xba55;
op3val:0x77fb; valaddr_reg:x8; val_offset:2700*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2700*FLEN/8, x10, x1, x4)

inst_925:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x029 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x174 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793a; op2val:0xb829;
op3val:0x7574; valaddr_reg:x8; val_offset:2703*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2703*FLEN/8, x10, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_9)

inst_926:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x029 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x174 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793a; op2val:0xb829;
op3val:0x7574; valaddr_reg:x8; val_offset:2706*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2706*FLEN/8, x10, x1, x4)

inst_927:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x029 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x174 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793a; op2val:0xb829;
op3val:0x7574; valaddr_reg:x8; val_offset:2709*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2709*FLEN/8, x10, x1, x4)

inst_928:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x029 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x174 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793a; op2val:0xb829;
op3val:0x7574; valaddr_reg:x8; val_offset:2712*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2712*FLEN/8, x10, x1, x4)

inst_929:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13a and fs2 == 1 and fe2 == 0x0e and fm2 == 0x029 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x174 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x793a; op2val:0xb829;
op3val:0x7574; valaddr_reg:x8; val_offset:2715*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2715*FLEN/8, x10, x1, x4)

inst_930:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x116 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789f; op2val:0xbd16;
op3val:0x79e3; valaddr_reg:x8; val_offset:2718*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2718*FLEN/8, x10, x1, x4)

inst_931:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x116 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789f; op2val:0xbd16;
op3val:0x79e3; valaddr_reg:x8; val_offset:2721*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2721*FLEN/8, x10, x1, x4)

inst_932:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x116 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789f; op2val:0xbd16;
op3val:0x79e3; valaddr_reg:x8; val_offset:2724*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2724*FLEN/8, x10, x1, x4)

inst_933:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x116 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789f; op2val:0xbd16;
op3val:0x79e3; valaddr_reg:x8; val_offset:2727*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2727*FLEN/8, x10, x1, x4)

inst_934:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x116 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789f; op2val:0xbd16;
op3val:0x79e3; valaddr_reg:x8; val_offset:2730*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2730*FLEN/8, x10, x1, x4)

inst_935:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c7 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a2 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c7; op2val:0xbea2;
op3val:0x78cd; valaddr_reg:x8; val_offset:2733*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2733*FLEN/8, x10, x1, x4)

inst_936:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c7 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a2 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c7; op2val:0xbea2;
op3val:0x78cd; valaddr_reg:x8; val_offset:2736*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2736*FLEN/8, x10, x1, x4)

inst_937:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c7 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a2 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c7; op2val:0xbea2;
op3val:0x78cd; valaddr_reg:x8; val_offset:2739*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2739*FLEN/8, x10, x1, x4)

inst_938:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c7 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a2 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c7; op2val:0xbea2;
op3val:0x78cd; valaddr_reg:x8; val_offset:2742*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2742*FLEN/8, x10, x1, x4)

inst_939:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c7 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a2 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c7; op2val:0xbea2;
op3val:0x78cd; valaddr_reg:x8; val_offset:2745*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2745*FLEN/8, x10, x1, x4)

inst_940:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x34c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x384 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x774c; op2val:0xbc1c;
op3val:0x7784; valaddr_reg:x8; val_offset:2748*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2748*FLEN/8, x10, x1, x4)

inst_941:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x34c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x384 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x774c; op2val:0xbc1c;
op3val:0x7784; valaddr_reg:x8; val_offset:2751*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2751*FLEN/8, x10, x1, x4)

inst_942:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x34c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x384 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x774c; op2val:0xbc1c;
op3val:0x7784; valaddr_reg:x8; val_offset:2754*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2754*FLEN/8, x10, x1, x4)

inst_943:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x34c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x384 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x774c; op2val:0xbc1c;
op3val:0x7784; valaddr_reg:x8; val_offset:2757*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2757*FLEN/8, x10, x1, x4)

inst_944:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x34c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x384 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x774c; op2val:0xbc1c;
op3val:0x7784; valaddr_reg:x8; val_offset:2760*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2760*FLEN/8, x10, x1, x4)

inst_945:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x222 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x05e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7622; op2val:0xbdb5;
op3val:0x785e; valaddr_reg:x8; val_offset:2763*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2763*FLEN/8, x10, x1, x4)

inst_946:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x222 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x05e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7622; op2val:0xbdb5;
op3val:0x785e; valaddr_reg:x8; val_offset:2766*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2766*FLEN/8, x10, x1, x4)

inst_947:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x222 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x05e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7622; op2val:0xbdb5;
op3val:0x785e; valaddr_reg:x8; val_offset:2769*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2769*FLEN/8, x10, x1, x4)

inst_948:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x222 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x05e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7622; op2val:0xbdb5;
op3val:0x785e; valaddr_reg:x8; val_offset:2772*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2772*FLEN/8, x10, x1, x4)

inst_949:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x222 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x05e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7622; op2val:0xbdb5;
op3val:0x785e; valaddr_reg:x8; val_offset:2775*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2775*FLEN/8, x10, x1, x4)

inst_950:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ac and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x18e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ac; op2val:0xb3e1;
op3val:0x718e; valaddr_reg:x8; val_offset:2778*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2778*FLEN/8, x10, x1, x4)

inst_951:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ac and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x18e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ac; op2val:0xb3e1;
op3val:0x718e; valaddr_reg:x8; val_offset:2781*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2781*FLEN/8, x10, x1, x4)

inst_952:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ac and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x18e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ac; op2val:0xb3e1;
op3val:0x718e; valaddr_reg:x8; val_offset:2784*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2784*FLEN/8, x10, x1, x4)

inst_953:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ac and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x18e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ac; op2val:0xb3e1;
op3val:0x718e; valaddr_reg:x8; val_offset:2787*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2787*FLEN/8, x10, x1, x4)

inst_954:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ac and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x18e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ac; op2val:0xb3e1;
op3val:0x718e; valaddr_reg:x8; val_offset:2790*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2790*FLEN/8, x10, x1, x4)

inst_955:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ac and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1a4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x295 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ac; op2val:0xc5a4;
op3val:0x7a95; valaddr_reg:x8; val_offset:2793*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2793*FLEN/8, x10, x1, x4)

inst_956:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ac and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1a4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x295 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ac; op2val:0xc5a4;
op3val:0x7a95; valaddr_reg:x8; val_offset:2796*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2796*FLEN/8, x10, x1, x4)

inst_957:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ac and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1a4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x295 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ac; op2val:0xc5a4;
op3val:0x7a95; valaddr_reg:x8; val_offset:2799*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2799*FLEN/8, x10, x1, x4)

inst_958:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ac and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1a4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x295 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ac; op2val:0xc5a4;
op3val:0x7a95; valaddr_reg:x8; val_offset:2802*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2802*FLEN/8, x10, x1, x4)

inst_959:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ac and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1a4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x295 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ac; op2val:0xc5a4;
op3val:0x7a95; valaddr_reg:x8; val_offset:2805*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2805*FLEN/8, x10, x1, x4)

inst_960:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a9 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x07c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x257 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6da9; op2val:0xc87c;
op3val:0x7a57; valaddr_reg:x8; val_offset:2808*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2808*FLEN/8, x10, x1, x4)

inst_961:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a9 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x07c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x257 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6da9; op2val:0xc87c;
op3val:0x7a57; valaddr_reg:x8; val_offset:2811*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2811*FLEN/8, x10, x1, x4)

inst_962:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a9 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x07c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x257 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6da9; op2val:0xc87c;
op3val:0x7a57; valaddr_reg:x8; val_offset:2814*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2814*FLEN/8, x10, x1, x4)

inst_963:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a9 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x07c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x257 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6da9; op2val:0xc87c;
op3val:0x7a57; valaddr_reg:x8; val_offset:2817*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2817*FLEN/8, x10, x1, x4)

inst_964:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a9 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x07c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x257 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6da9; op2val:0xc87c;
op3val:0x7a57; valaddr_reg:x8; val_offset:2820*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2820*FLEN/8, x10, x1, x4)

inst_965:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x211 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x09b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2f6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a11; op2val:0xb49b;
op3val:0x72f6; valaddr_reg:x8; val_offset:2823*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2823*FLEN/8, x10, x1, x4)

inst_966:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x211 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x09b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2f6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a11; op2val:0xb49b;
op3val:0x72f6; valaddr_reg:x8; val_offset:2826*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2826*FLEN/8, x10, x1, x4)

inst_967:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x211 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x09b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2f6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a11; op2val:0xb49b;
op3val:0x72f6; valaddr_reg:x8; val_offset:2829*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2829*FLEN/8, x10, x1, x4)

inst_968:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x211 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x09b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2f6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a11; op2val:0xb49b;
op3val:0x72f6; valaddr_reg:x8; val_offset:2832*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2832*FLEN/8, x10, x1, x4)

inst_969:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x211 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x09b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2f6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a11; op2val:0xb49b;
op3val:0x72f6; valaddr_reg:x8; val_offset:2835*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2835*FLEN/8, x10, x1, x4)

inst_970:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x115 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x266 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7915; op2val:0xb666;
op3val:0x740d; valaddr_reg:x8; val_offset:2838*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2838*FLEN/8, x10, x1, x4)

inst_971:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x115 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x266 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7915; op2val:0xb666;
op3val:0x740d; valaddr_reg:x8; val_offset:2841*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2841*FLEN/8, x10, x1, x4)

inst_972:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x115 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x266 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7915; op2val:0xb666;
op3val:0x740d; valaddr_reg:x8; val_offset:2844*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2844*FLEN/8, x10, x1, x4)

inst_973:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x115 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x266 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7915; op2val:0xb666;
op3val:0x740d; valaddr_reg:x8; val_offset:2847*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2847*FLEN/8, x10, x1, x4)

inst_974:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x115 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x266 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7915; op2val:0xb666;
op3val:0x740d; valaddr_reg:x8; val_offset:2850*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2850*FLEN/8, x10, x1, x4)

inst_975:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30c and fs2 == 1 and fe2 == 0x0c and fm2 == 0x332 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0c; op2val:0xb332;
op3val:0x724f; valaddr_reg:x8; val_offset:2853*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2853*FLEN/8, x10, x1, x4)

inst_976:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30c and fs2 == 1 and fe2 == 0x0c and fm2 == 0x332 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0c; op2val:0xb332;
op3val:0x724f; valaddr_reg:x8; val_offset:2856*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2856*FLEN/8, x10, x1, x4)

inst_977:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30c and fs2 == 1 and fe2 == 0x0c and fm2 == 0x332 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0c; op2val:0xb332;
op3val:0x724f; valaddr_reg:x8; val_offset:2859*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2859*FLEN/8, x10, x1, x4)

inst_978:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30c and fs2 == 1 and fe2 == 0x0c and fm2 == 0x332 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0c; op2val:0xb332;
op3val:0x724f; valaddr_reg:x8; val_offset:2862*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2862*FLEN/8, x10, x1, x4)

inst_979:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30c and fs2 == 1 and fe2 == 0x0c and fm2 == 0x332 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0c; op2val:0xb332;
op3val:0x724f; valaddr_reg:x8; val_offset:2865*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2865*FLEN/8, x10, x1, x4)

inst_980:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x366 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x110 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0ae and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f66; op2val:0xb510;
op3val:0x68ae; valaddr_reg:x8; val_offset:2868*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2868*FLEN/8, x10, x1, x4)

inst_981:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x366 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x110 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0ae and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f66; op2val:0xb510;
op3val:0x68ae; valaddr_reg:x8; val_offset:2871*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2871*FLEN/8, x10, x1, x4)

inst_982:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x366 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x110 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0ae and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f66; op2val:0xb510;
op3val:0x68ae; valaddr_reg:x8; val_offset:2874*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2874*FLEN/8, x10, x1, x4)

inst_983:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x366 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x110 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0ae and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f66; op2val:0xb510;
op3val:0x68ae; valaddr_reg:x8; val_offset:2877*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2877*FLEN/8, x10, x1, x4)

inst_984:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x366 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x110 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0ae and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f66; op2val:0xb510;
op3val:0x68ae; valaddr_reg:x8; val_offset:2880*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2880*FLEN/8, x10, x1, x4)

inst_985:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b7 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2c6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0xb4b7;
op3val:0x72c6; valaddr_reg:x8; val_offset:2883*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2883*FLEN/8, x10, x1, x4)

inst_986:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b7 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2c6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0xb4b7;
op3val:0x72c6; valaddr_reg:x8; val_offset:2886*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2886*FLEN/8, x10, x1, x4)

inst_987:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b7 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2c6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0xb4b7;
op3val:0x72c6; valaddr_reg:x8; val_offset:2889*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2889*FLEN/8, x10, x1, x4)

inst_988:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b7 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2c6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0xb4b7;
op3val:0x72c6; valaddr_reg:x8; val_offset:2892*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2892*FLEN/8, x10, x1, x4)

inst_989:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b7 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2c6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0xb4b7;
op3val:0x72c6; valaddr_reg:x8; val_offset:2895*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2895*FLEN/8, x10, x1, x4)

inst_990:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x106 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x237 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7506; op2val:0xc237;
op3val:0x7bcf; valaddr_reg:x8; val_offset:2898*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2898*FLEN/8, x10, x1, x4)

inst_991:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x106 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x237 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cf and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7506; op2val:0xc237;
op3val:0x7bcf; valaddr_reg:x8; val_offset:2901*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2901*FLEN/8, x10, x1, x4)

inst_992:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x106 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x237 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cf and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7506; op2val:0xc237;
op3val:0x7bcf; valaddr_reg:x8; val_offset:2904*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2904*FLEN/8, x10, x1, x4)

inst_993:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x106 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x237 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cf and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7506; op2val:0xc237;
op3val:0x7bcf; valaddr_reg:x8; val_offset:2907*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2907*FLEN/8, x10, x1, x4)

inst_994:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x106 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x237 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3cf and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7506; op2val:0xc237;
op3val:0x7bcf; valaddr_reg:x8; val_offset:2910*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2910*FLEN/8, x10, x1, x4)

inst_995:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e2; op2val:0xbc02;
op3val:0x79e5; valaddr_reg:x8; val_offset:2913*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2913*FLEN/8, x10, x1, x4)

inst_996:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e2; op2val:0xbc02;
op3val:0x79e5; valaddr_reg:x8; val_offset:2916*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2916*FLEN/8, x10, x1, x4)

inst_997:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e2; op2val:0xbc02;
op3val:0x79e5; valaddr_reg:x8; val_offset:2919*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2919*FLEN/8, x10, x1, x4)

inst_998:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e2; op2val:0xbc02;
op3val:0x79e5; valaddr_reg:x8; val_offset:2922*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2922*FLEN/8, x10, x1, x4)

inst_999:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1e5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e2; op2val:0xbc02;
op3val:0x79e5; valaddr_reg:x8; val_offset:2925*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2925*FLEN/8, x10, x1, x4)

inst_1000:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x11f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789a; op2val:0xbc73;
op3val:0x791f; valaddr_reg:x8; val_offset:2928*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2928*FLEN/8, x10, x1, x4)

inst_1001:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x11f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789a; op2val:0xbc73;
op3val:0x791f; valaddr_reg:x8; val_offset:2931*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2931*FLEN/8, x10, x1, x4)

inst_1002:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x11f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789a; op2val:0xbc73;
op3val:0x791f; valaddr_reg:x8; val_offset:2934*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2934*FLEN/8, x10, x1, x4)

inst_1003:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x11f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789a; op2val:0xbc73;
op3val:0x791f; valaddr_reg:x8; val_offset:2937*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2937*FLEN/8, x10, x1, x4)

inst_1004:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x11f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x789a; op2val:0xbc73;
op3val:0x791f; valaddr_reg:x8; val_offset:2940*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2940*FLEN/8, x10, x1, x4)

inst_1005:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x1a8 and fs2 == 1 and fe2 == 0x15 and fm2 == 0x097 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x27f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x61a8; op2val:0xd497;
op3val:0x7a7f; valaddr_reg:x8; val_offset:2943*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2943*FLEN/8, x10, x1, x4)

inst_1006:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x1a8 and fs2 == 1 and fe2 == 0x15 and fm2 == 0x097 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x27f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x61a8; op2val:0xd497;
op3val:0x7a7f; valaddr_reg:x8; val_offset:2946*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2946*FLEN/8, x10, x1, x4)

inst_1007:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x1a8 and fs2 == 1 and fe2 == 0x15 and fm2 == 0x097 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x27f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x61a8; op2val:0xd497;
op3val:0x7a7f; valaddr_reg:x8; val_offset:2949*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2949*FLEN/8, x10, x1, x4)

inst_1008:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x1a8 and fs2 == 1 and fe2 == 0x15 and fm2 == 0x097 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x27f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x61a8; op2val:0xd497;
op3val:0x7a7f; valaddr_reg:x8; val_offset:2952*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2952*FLEN/8, x10, x1, x4)

inst_1009:
// fs1 == 0 and fe1 == 0x18 and fm1 == 0x1a8 and fs2 == 1 and fe2 == 0x15 and fm2 == 0x097 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x27f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x61a8; op2val:0xd497;
op3val:0x7a7f; valaddr_reg:x8; val_offset:2955*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2955*FLEN/8, x10, x1, x4)

inst_1010:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x143 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2d5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7543; op2val:0xc131;
op3val:0x7ad5; valaddr_reg:x8; val_offset:2958*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2958*FLEN/8, x10, x1, x4)

inst_1011:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x143 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2d5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7543; op2val:0xc131;
op3val:0x7ad5; valaddr_reg:x8; val_offset:2961*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2961*FLEN/8, x10, x1, x4)

inst_1012:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x143 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2d5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7543; op2val:0xc131;
op3val:0x7ad5; valaddr_reg:x8; val_offset:2964*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2964*FLEN/8, x10, x1, x4)

inst_1013:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x143 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2d5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7543; op2val:0xc131;
op3val:0x7ad5; valaddr_reg:x8; val_offset:2967*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2967*FLEN/8, x10, x1, x4)

inst_1014:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x143 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2d5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7543; op2val:0xc131;
op3val:0x7ad5; valaddr_reg:x8; val_offset:2970*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2970*FLEN/8, x10, x1, x4)

inst_1015:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a1 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x065 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x349 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76a1; op2val:0xc065;
op3val:0x7b49; valaddr_reg:x8; val_offset:2973*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2973*FLEN/8, x10, x1, x4)

inst_1016:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a1 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x065 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x349 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76a1; op2val:0xc065;
op3val:0x7b49; valaddr_reg:x8; val_offset:2976*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2976*FLEN/8, x10, x1, x4)

inst_1017:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a1 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x065 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x349 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76a1; op2val:0xc065;
op3val:0x7b49; valaddr_reg:x8; val_offset:2979*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2979*FLEN/8, x10, x1, x4)

inst_1018:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a1 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x065 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x349 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76a1; op2val:0xc065;
op3val:0x7b49; valaddr_reg:x8; val_offset:2982*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2982*FLEN/8, x10, x1, x4)

inst_1019:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a1 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x065 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x349 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76a1; op2val:0xc065;
op3val:0x7b49; valaddr_reg:x8; val_offset:2985*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 2985*FLEN/8, x10, x1, x4)

inst_1020:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3b6 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x010 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fb6; op2val:0xe810;
op3val:0x7bd6; valaddr_reg:x8; val_offset:2988*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 2988*FLEN/8, x10, x1, x4)

inst_1021:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3b6 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x010 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fb6; op2val:0xe810;
op3val:0x7bd6; valaddr_reg:x8; val_offset:2991*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 2991*FLEN/8, x10, x1, x4)

inst_1022:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3b6 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x010 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fb6; op2val:0xe810;
op3val:0x7bd6; valaddr_reg:x8; val_offset:2994*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 2994*FLEN/8, x10, x1, x4)

inst_1023:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3b6 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x010 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fb6; op2val:0xe810;
op3val:0x7bd6; valaddr_reg:x8; val_offset:2997*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 2997*FLEN/8, x10, x1, x4)

inst_1024:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3b6 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x010 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fb6; op2val:0xe810;
op3val:0x7bd6; valaddr_reg:x8; val_offset:3000*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3000*FLEN/8, x10, x1, x4)

inst_1025:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x221 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x154 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x015 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e21; op2val:0xc554;
op3val:0x7815; valaddr_reg:x8; val_offset:3003*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3003*FLEN/8, x10, x1, x4)

inst_1026:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x221 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x154 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x015 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e21; op2val:0xc554;
op3val:0x7815; valaddr_reg:x8; val_offset:3006*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3006*FLEN/8, x10, x1, x4)

inst_1027:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x221 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x154 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x015 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e21; op2val:0xc554;
op3val:0x7815; valaddr_reg:x8; val_offset:3009*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3009*FLEN/8, x10, x1, x4)

inst_1028:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x221 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x154 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x015 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e21; op2val:0xc554;
op3val:0x7815; valaddr_reg:x8; val_offset:3012*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3012*FLEN/8, x10, x1, x4)

inst_1029:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x221 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x154 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x015 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e21; op2val:0xc554;
op3val:0x7815; valaddr_reg:x8; val_offset:3015*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3015*FLEN/8, x10, x1, x4)

inst_1030:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3b3 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x018 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3e2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77b3; op2val:0xc018;
op3val:0x7be2; valaddr_reg:x8; val_offset:3018*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3018*FLEN/8, x10, x1, x4)

inst_1031:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3b3 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x018 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3e2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77b3; op2val:0xc018;
op3val:0x7be2; valaddr_reg:x8; val_offset:3021*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3021*FLEN/8, x10, x1, x4)

inst_1032:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3b3 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x018 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3e2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77b3; op2val:0xc018;
op3val:0x7be2; valaddr_reg:x8; val_offset:3024*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3024*FLEN/8, x10, x1, x4)

inst_1033:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3b3 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x018 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3e2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77b3; op2val:0xc018;
op3val:0x7be2; valaddr_reg:x8; val_offset:3027*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3027*FLEN/8, x10, x1, x4)

inst_1034:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3b3 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x018 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3e2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77b3; op2val:0xc018;
op3val:0x7be2; valaddr_reg:x8; val_offset:3030*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3030*FLEN/8, x10, x1, x4)

inst_1035:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bb and fs2 == 1 and fe2 == 0x0f and fm2 == 0x17a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79bb; op2val:0xbd7a;
op3val:0x7bd9; valaddr_reg:x8; val_offset:3033*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3033*FLEN/8, x10, x1, x4)

inst_1036:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bb and fs2 == 1 and fe2 == 0x0f and fm2 == 0x17a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79bb; op2val:0xbd7a;
op3val:0x7bd9; valaddr_reg:x8; val_offset:3036*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3036*FLEN/8, x10, x1, x4)

inst_1037:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bb and fs2 == 1 and fe2 == 0x0f and fm2 == 0x17a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79bb; op2val:0xbd7a;
op3val:0x7bd9; valaddr_reg:x8; val_offset:3039*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3039*FLEN/8, x10, x1, x4)

inst_1038:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bb and fs2 == 1 and fe2 == 0x0f and fm2 == 0x17a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79bb; op2val:0xbd7a;
op3val:0x7bd9; valaddr_reg:x8; val_offset:3042*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3042*FLEN/8, x10, x1, x4)

inst_1039:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bb and fs2 == 1 and fe2 == 0x0f and fm2 == 0x17a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79bb; op2val:0xbd7a;
op3val:0x7bd9; valaddr_reg:x8; val_offset:3045*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3045*FLEN/8, x10, x1, x4)

inst_1040:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33e and fs2 == 1 and fe2 == 0x0d and fm2 == 0x382 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2cc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3e; op2val:0xb782;
op3val:0x76cc; valaddr_reg:x8; val_offset:3048*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3048*FLEN/8, x10, x1, x4)

inst_1041:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33e and fs2 == 1 and fe2 == 0x0d and fm2 == 0x382 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2cc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3e; op2val:0xb782;
op3val:0x76cc; valaddr_reg:x8; val_offset:3051*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3051*FLEN/8, x10, x1, x4)

inst_1042:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33e and fs2 == 1 and fe2 == 0x0d and fm2 == 0x382 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2cc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3e; op2val:0xb782;
op3val:0x76cc; valaddr_reg:x8; val_offset:3054*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3054*FLEN/8, x10, x1, x4)

inst_1043:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33e and fs2 == 1 and fe2 == 0x0d and fm2 == 0x382 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2cc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3e; op2val:0xb782;
op3val:0x76cc; valaddr_reg:x8; val_offset:3057*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3057*FLEN/8, x10, x1, x4)

inst_1044:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33e and fs2 == 1 and fe2 == 0x0d and fm2 == 0x382 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2cc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3e; op2val:0xb782;
op3val:0x76cc; valaddr_reg:x8; val_offset:3060*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3060*FLEN/8, x10, x1, x4)

inst_1045:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0b9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3e6 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0aa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70b9; op2val:0xbbe6;
op3val:0x70aa; valaddr_reg:x8; val_offset:3063*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3063*FLEN/8, x10, x1, x4)

inst_1046:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0b9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3e6 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0aa and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70b9; op2val:0xbbe6;
op3val:0x70aa; valaddr_reg:x8; val_offset:3066*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3066*FLEN/8, x10, x1, x4)

inst_1047:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0b9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3e6 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0aa and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70b9; op2val:0xbbe6;
op3val:0x70aa; valaddr_reg:x8; val_offset:3069*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3069*FLEN/8, x10, x1, x4)

inst_1048:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0b9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3e6 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0aa and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70b9; op2val:0xbbe6;
op3val:0x70aa; valaddr_reg:x8; val_offset:3072*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3072*FLEN/8, x10, x1, x4)

inst_1049:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0b9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3e6 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0aa and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70b9; op2val:0xbbe6;
op3val:0x70aa; valaddr_reg:x8; val_offset:3075*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3075*FLEN/8, x10, x1, x4)

inst_1050:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ac and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x39b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ac; op2val:0xbd5d;
op3val:0x7b9b; valaddr_reg:x8; val_offset:3078*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3078*FLEN/8, x10, x1, x4)

inst_1051:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ac and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x39b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ac; op2val:0xbd5d;
op3val:0x7b9b; valaddr_reg:x8; val_offset:3081*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3081*FLEN/8, x10, x1, x4)

inst_1052:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ac and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x39b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ac; op2val:0xbd5d;
op3val:0x7b9b; valaddr_reg:x8; val_offset:3084*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3084*FLEN/8, x10, x1, x4)

inst_1053:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ac and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x39b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ac; op2val:0xbd5d;
op3val:0x7b9b; valaddr_reg:x8; val_offset:3087*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3087*FLEN/8, x10, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_10)

inst_1054:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ac and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x39b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ac; op2val:0xbd5d;
op3val:0x7b9b; valaddr_reg:x8; val_offset:3090*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3090*FLEN/8, x10, x1, x4)

inst_1055:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x151 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x02a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x189 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7951; op2val:0xb82a;
op3val:0x7589; valaddr_reg:x8; val_offset:3093*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3093*FLEN/8, x10, x1, x4)

inst_1056:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x151 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x02a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x189 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7951; op2val:0xb82a;
op3val:0x7589; valaddr_reg:x8; val_offset:3096*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3096*FLEN/8, x10, x1, x4)

inst_1057:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x151 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x02a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x189 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7951; op2val:0xb82a;
op3val:0x7589; valaddr_reg:x8; val_offset:3099*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3099*FLEN/8, x10, x1, x4)

inst_1058:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x151 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x02a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x189 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7951; op2val:0xb82a;
op3val:0x7589; valaddr_reg:x8; val_offset:3102*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3102*FLEN/8, x10, x1, x4)

inst_1059:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x151 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x02a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x189 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7951; op2val:0xb82a;
op3val:0x7589; valaddr_reg:x8; val_offset:3105*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3105*FLEN/8, x10, x1, x4)

inst_1060:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c6 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x066 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x140 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78c6; op2val:0xbc66;
op3val:0x7940; valaddr_reg:x8; val_offset:3108*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3108*FLEN/8, x10, x1, x4)

inst_1061:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c6 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x066 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x140 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78c6; op2val:0xbc66;
op3val:0x7940; valaddr_reg:x8; val_offset:3111*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3111*FLEN/8, x10, x1, x4)

inst_1062:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c6 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x066 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x140 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78c6; op2val:0xbc66;
op3val:0x7940; valaddr_reg:x8; val_offset:3114*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3114*FLEN/8, x10, x1, x4)

inst_1063:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c6 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x066 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x140 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78c6; op2val:0xbc66;
op3val:0x7940; valaddr_reg:x8; val_offset:3117*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3117*FLEN/8, x10, x1, x4)

inst_1064:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c6 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x066 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x140 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78c6; op2val:0xbc66;
op3val:0x7940; valaddr_reg:x8; val_offset:3120*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3120*FLEN/8, x10, x1, x4)

inst_1065:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x00b and fs2 == 1 and fe2 == 0x10 and fm2 == 0x17c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x18c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x740b; op2val:0xc17c;
op3val:0x798c; valaddr_reg:x8; val_offset:3123*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3123*FLEN/8, x10, x1, x4)

inst_1066:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x00b and fs2 == 1 and fe2 == 0x10 and fm2 == 0x17c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x18c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x740b; op2val:0xc17c;
op3val:0x798c; valaddr_reg:x8; val_offset:3126*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3126*FLEN/8, x10, x1, x4)

inst_1067:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x00b and fs2 == 1 and fe2 == 0x10 and fm2 == 0x17c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x18c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x740b; op2val:0xc17c;
op3val:0x798c; valaddr_reg:x8; val_offset:3129*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3129*FLEN/8, x10, x1, x4)

inst_1068:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x00b and fs2 == 1 and fe2 == 0x10 and fm2 == 0x17c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x18c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x740b; op2val:0xc17c;
op3val:0x798c; valaddr_reg:x8; val_offset:3132*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3132*FLEN/8, x10, x1, x4)

inst_1069:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x00b and fs2 == 1 and fe2 == 0x10 and fm2 == 0x17c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x18c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x740b; op2val:0xc17c;
op3val:0x798c; valaddr_reg:x8; val_offset:3135*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3135*FLEN/8, x10, x1, x4)

inst_1070:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x25e and fs2 == 1 and fe2 == 0x0c and fm2 == 0x076 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x31b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x725e; op2val:0xb076;
op3val:0x671b; valaddr_reg:x8; val_offset:3138*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3138*FLEN/8, x10, x1, x4)

inst_1071:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x25e and fs2 == 1 and fe2 == 0x0c and fm2 == 0x076 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x31b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x725e; op2val:0xb076;
op3val:0x671b; valaddr_reg:x8; val_offset:3141*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3141*FLEN/8, x10, x1, x4)

inst_1072:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x25e and fs2 == 1 and fe2 == 0x0c and fm2 == 0x076 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x31b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x725e; op2val:0xb076;
op3val:0x671b; valaddr_reg:x8; val_offset:3144*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3144*FLEN/8, x10, x1, x4)

inst_1073:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x25e and fs2 == 1 and fe2 == 0x0c and fm2 == 0x076 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x31b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x725e; op2val:0xb076;
op3val:0x671b; valaddr_reg:x8; val_offset:3147*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3147*FLEN/8, x10, x1, x4)

inst_1074:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x25e and fs2 == 1 and fe2 == 0x0c and fm2 == 0x076 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x31b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x725e; op2val:0xb076;
op3val:0x671b; valaddr_reg:x8; val_offset:3150*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3150*FLEN/8, x10, x1, x4)

inst_1075:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x01c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x398 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ce and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c1c; op2val:0xc798;
op3val:0x77ce; valaddr_reg:x8; val_offset:3153*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3153*FLEN/8, x10, x1, x4)

inst_1076:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x01c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x398 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ce and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c1c; op2val:0xc798;
op3val:0x77ce; valaddr_reg:x8; val_offset:3156*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3156*FLEN/8, x10, x1, x4)

inst_1077:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x01c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x398 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ce and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c1c; op2val:0xc798;
op3val:0x77ce; valaddr_reg:x8; val_offset:3159*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3159*FLEN/8, x10, x1, x4)

inst_1078:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x01c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x398 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ce and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c1c; op2val:0xc798;
op3val:0x77ce; valaddr_reg:x8; val_offset:3162*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3162*FLEN/8, x10, x1, x4)

inst_1079:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x01c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x398 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ce and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c1c; op2val:0xc798;
op3val:0x77ce; valaddr_reg:x8; val_offset:3165*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3165*FLEN/8, x10, x1, x4)

inst_1080:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x190 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1c and fm3 == 0x336 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7990; op2val:0xb52f;
op3val:0x7336; valaddr_reg:x8; val_offset:3168*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3168*FLEN/8, x10, x1, x4)

inst_1081:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x190 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1c and fm3 == 0x336 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7990; op2val:0xb52f;
op3val:0x7336; valaddr_reg:x8; val_offset:3171*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3171*FLEN/8, x10, x1, x4)

inst_1082:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x190 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1c and fm3 == 0x336 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7990; op2val:0xb52f;
op3val:0x7336; valaddr_reg:x8; val_offset:3174*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3174*FLEN/8, x10, x1, x4)

inst_1083:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x190 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1c and fm3 == 0x336 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7990; op2val:0xb52f;
op3val:0x7336; valaddr_reg:x8; val_offset:3177*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3177*FLEN/8, x10, x1, x4)

inst_1084:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x190 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1c and fm3 == 0x336 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7990; op2val:0xb52f;
op3val:0x7336; valaddr_reg:x8; val_offset:3180*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3180*FLEN/8, x10, x1, x4)

inst_1085:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x258 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2fc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x18a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7658; op2val:0xbefc;
op3val:0x798a; valaddr_reg:x8; val_offset:3183*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3183*FLEN/8, x10, x1, x4)

inst_1086:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x258 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2fc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x18a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7658; op2val:0xbefc;
op3val:0x798a; valaddr_reg:x8; val_offset:3186*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3186*FLEN/8, x10, x1, x4)

inst_1087:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x258 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2fc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x18a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7658; op2val:0xbefc;
op3val:0x798a; valaddr_reg:x8; val_offset:3189*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3189*FLEN/8, x10, x1, x4)

inst_1088:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x258 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2fc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x18a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7658; op2val:0xbefc;
op3val:0x798a; valaddr_reg:x8; val_offset:3192*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3192*FLEN/8, x10, x1, x4)

inst_1089:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x258 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2fc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x18a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7658; op2val:0xbefc;
op3val:0x798a; valaddr_reg:x8; val_offset:3195*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3195*FLEN/8, x10, x1, x4)

inst_1090:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x035 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x02d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7435; op2val:0xbff0;
op3val:0x782d; valaddr_reg:x8; val_offset:3198*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3198*FLEN/8, x10, x1, x4)

inst_1091:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x035 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x02d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7435; op2val:0xbff0;
op3val:0x782d; valaddr_reg:x8; val_offset:3201*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3201*FLEN/8, x10, x1, x4)

inst_1092:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x035 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x02d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7435; op2val:0xbff0;
op3val:0x782d; valaddr_reg:x8; val_offset:3204*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3204*FLEN/8, x10, x1, x4)

inst_1093:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x035 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x02d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7435; op2val:0xbff0;
op3val:0x782d; valaddr_reg:x8; val_offset:3207*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3207*FLEN/8, x10, x1, x4)

inst_1094:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x035 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x02d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7435; op2val:0xbff0;
op3val:0x782d; valaddr_reg:x8; val_offset:3210*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3210*FLEN/8, x10, x1, x4)

inst_1095:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x163 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x27e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d2; op2val:0xb963;
op3val:0x767e; valaddr_reg:x8; val_offset:3213*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3213*FLEN/8, x10, x1, x4)

inst_1096:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x163 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x27e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d2; op2val:0xb963;
op3val:0x767e; valaddr_reg:x8; val_offset:3216*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3216*FLEN/8, x10, x1, x4)

inst_1097:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x163 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x27e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d2; op2val:0xb963;
op3val:0x767e; valaddr_reg:x8; val_offset:3219*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3219*FLEN/8, x10, x1, x4)

inst_1098:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x163 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x27e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d2; op2val:0xb963;
op3val:0x767e; valaddr_reg:x8; val_offset:3222*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3222*FLEN/8, x10, x1, x4)

inst_1099:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x163 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x27e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d2; op2val:0xb963;
op3val:0x767e; valaddr_reg:x8; val_offset:3225*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3225*FLEN/8, x10, x1, x4)

inst_1100:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2aa and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2a5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x189 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72aa; op2val:0xc2a5;
op3val:0x7989; valaddr_reg:x8; val_offset:3228*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3228*FLEN/8, x10, x1, x4)

inst_1101:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2aa and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2a5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x189 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72aa; op2val:0xc2a5;
op3val:0x7989; valaddr_reg:x8; val_offset:3231*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3231*FLEN/8, x10, x1, x4)

inst_1102:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2aa and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2a5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x189 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72aa; op2val:0xc2a5;
op3val:0x7989; valaddr_reg:x8; val_offset:3234*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3234*FLEN/8, x10, x1, x4)

inst_1103:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2aa and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2a5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x189 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72aa; op2val:0xc2a5;
op3val:0x7989; valaddr_reg:x8; val_offset:3237*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3237*FLEN/8, x10, x1, x4)

inst_1104:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2aa and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2a5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x189 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72aa; op2val:0xc2a5;
op3val:0x7989; valaddr_reg:x8; val_offset:3240*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3240*FLEN/8, x10, x1, x4)

inst_1105:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x20b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799b; op2val:0xb450;
op3val:0x720b; valaddr_reg:x8; val_offset:3243*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3243*FLEN/8, x10, x1, x4)

inst_1106:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x20b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799b; op2val:0xb450;
op3val:0x720b; valaddr_reg:x8; val_offset:3246*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3246*FLEN/8, x10, x1, x4)

inst_1107:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x20b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799b; op2val:0xb450;
op3val:0x720b; valaddr_reg:x8; val_offset:3249*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3249*FLEN/8, x10, x1, x4)

inst_1108:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x20b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799b; op2val:0xb450;
op3val:0x720b; valaddr_reg:x8; val_offset:3252*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3252*FLEN/8, x10, x1, x4)

inst_1109:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x20b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x799b; op2val:0xb450;
op3val:0x720b; valaddr_reg:x8; val_offset:3255*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3255*FLEN/8, x10, x1, x4)

inst_1110:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x274 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x27e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a74; op2val:0xba7e;
op3val:0x793d; valaddr_reg:x8; val_offset:3258*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3258*FLEN/8, x10, x1, x4)

inst_1111:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x274 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x27e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a74; op2val:0xba7e;
op3val:0x793d; valaddr_reg:x8; val_offset:3261*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3261*FLEN/8, x10, x1, x4)

inst_1112:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x274 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x27e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a74; op2val:0xba7e;
op3val:0x793d; valaddr_reg:x8; val_offset:3264*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3264*FLEN/8, x10, x1, x4)

inst_1113:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x274 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x27e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a74; op2val:0xba7e;
op3val:0x793d; valaddr_reg:x8; val_offset:3267*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3267*FLEN/8, x10, x1, x4)

inst_1114:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x274 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x27e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a74; op2val:0xba7e;
op3val:0x793d; valaddr_reg:x8; val_offset:3270*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3270*FLEN/8, x10, x1, x4)

inst_1115:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ed and fs2 == 1 and fe2 == 0x0e and fm2 == 0x334 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aed; op2val:0xbb34;
op3val:0x7a3d; valaddr_reg:x8; val_offset:3273*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3273*FLEN/8, x10, x1, x4)

inst_1116:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ed and fs2 == 1 and fe2 == 0x0e and fm2 == 0x334 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aed; op2val:0xbb34;
op3val:0x7a3d; valaddr_reg:x8; val_offset:3276*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3276*FLEN/8, x10, x1, x4)

inst_1117:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ed and fs2 == 1 and fe2 == 0x0e and fm2 == 0x334 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aed; op2val:0xbb34;
op3val:0x7a3d; valaddr_reg:x8; val_offset:3279*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3279*FLEN/8, x10, x1, x4)

inst_1118:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ed and fs2 == 1 and fe2 == 0x0e and fm2 == 0x334 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aed; op2val:0xbb34;
op3val:0x7a3d; valaddr_reg:x8; val_offset:3282*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3282*FLEN/8, x10, x1, x4)

inst_1119:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ed and fs2 == 1 and fe2 == 0x0e and fm2 == 0x334 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aed; op2val:0xbb34;
op3val:0x7a3d; valaddr_reg:x8; val_offset:3285*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3285*FLEN/8, x10, x1, x4)

inst_1120:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7340; op2val:0xc43e;
op3val:0x7bb1; valaddr_reg:x8; val_offset:3288*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 0, 0, x8, 3288*FLEN/8, x10, x1, x4)

inst_1121:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7340; op2val:0xc43e;
op3val:0x7bb1; valaddr_reg:x8; val_offset:3291*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3291*FLEN/8, x10, x1, x4)

inst_1122:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3b1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7340; op2val:0xc43e;
op3val:0x7bb1; valaddr_reg:x8; val_offset:3294*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3294*FLEN/8, x10, x1, x4)

inst_1123:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x194 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700a; op2val:0xc594;
op3val:0x79a2; valaddr_reg:x8; val_offset:3297*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3297*FLEN/8, x10, x1, x4)

inst_1124:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x194 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700a; op2val:0xc594;
op3val:0x79a2; valaddr_reg:x8; val_offset:3300*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3300*FLEN/8, x10, x1, x4)

inst_1125:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x194 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700a; op2val:0xc594;
op3val:0x79a2; valaddr_reg:x8; val_offset:3303*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3303*FLEN/8, x10, x1, x4)

inst_1126:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x194 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700a; op2val:0xc594;
op3val:0x79a2; valaddr_reg:x8; val_offset:3306*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3306*FLEN/8, x10, x1, x4)

inst_1127:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x173 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3ea and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d73; op2val:0xc1cf;
op3val:0x73ea; valaddr_reg:x8; val_offset:3309*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 32, 0, x8, 3309*FLEN/8, x10, x1, x4)

inst_1128:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x173 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3ea and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d73; op2val:0xc1cf;
op3val:0x73ea; valaddr_reg:x8; val_offset:3312*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 64, 0, x8, 3312*FLEN/8, x10, x1, x4)

inst_1129:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fd and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2b4 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2b2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bfd; op2val:0xb2b4;
op3val:0x72b2; valaddr_reg:x8; val_offset:3315*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 96, 0, x8, 3315*FLEN/8, x10, x1, x4)

inst_1130:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x05e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ea and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fnmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773f; op2val:0xbc5e;
op3val:0x77ea; valaddr_reg:x8; val_offset:3318*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fnmsub.h, x31, x30, x29, x28, dyn, 128, 0, x8, 3318*FLEN/8, x10, x1, x4)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(29504,32,FLEN)
NAN_BOXED(29504,16,FLEN)
NAN_BOXED(31665,32,FLEN)
NAN_BOXED(29504,32,FLEN)
NAN_BOXED(50238,16,FLEN)
NAN_BOXED(31665,32,FLEN)
NAN_BOXED(29504,32,FLEN)
NAN_BOXED(50238,16,FLEN)
NAN_BOXED(31665,32,FLEN)
NAN_BOXED(29504,32,FLEN)
NAN_BOXED(50238,16,FLEN)
NAN_BOXED(29504,32,FLEN)
NAN_BOXED(29504,32,FLEN)
NAN_BOXED(29504,16,FLEN)
NAN_BOXED(29504,32,FLEN)
NAN_BOXED(28682,32,FLEN)
NAN_BOXED(50580,16,FLEN)
NAN_BOXED(31138,32,FLEN)
NAN_BOXED(28682,32,FLEN)
NAN_BOXED(50580,16,FLEN)
NAN_BOXED(50580,32,FLEN)
NAN_BOXED(28682,32,FLEN)
NAN_BOXED(50580,16,FLEN)
NAN_BOXED(28682,32,FLEN)
NAN_BOXED(28682,32,FLEN)
NAN_BOXED(28682,16,FLEN)
NAN_BOXED(28682,32,FLEN)
NAN_BOXED(28682,32,FLEN)
NAN_BOXED(28682,16,FLEN)
NAN_BOXED(31138,32,FLEN)
NAN_BOXED(28019,32,FLEN)
NAN_BOXED(49615,16,FLEN)
NAN_BOXED(29674,32,FLEN)
NAN_BOXED(28019,32,FLEN)
NAN_BOXED(49615,16,FLEN)
NAN_BOXED(49615,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(49615,16,FLEN)
NAN_BOXED(29674,32,FLEN)
test_dataset_1:
NAN_BOXED(28019,32,FLEN)
NAN_BOXED(49615,16,FLEN)
NAN_BOXED(29674,32,FLEN)
NAN_BOXED(28019,32,FLEN)
NAN_BOXED(49615,16,FLEN)
NAN_BOXED(29674,32,FLEN)
NAN_BOXED(31741,32,FLEN)
NAN_BOXED(45748,16,FLEN)
NAN_BOXED(29362,32,FLEN)
NAN_BOXED(31741,32,FLEN)
NAN_BOXED(45748,16,FLEN)
NAN_BOXED(29362,32,FLEN)
NAN_BOXED(31741,32,FLEN)
NAN_BOXED(45748,16,FLEN)
NAN_BOXED(29362,32,FLEN)
NAN_BOXED(31741,32,FLEN)
NAN_BOXED(45748,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31741,32,FLEN)
NAN_BOXED(45748,16,FLEN)
NAN_BOXED(29362,32,FLEN)
NAN_BOXED(31009,32,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(30551,32,FLEN)
NAN_BOXED(31009,32,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(30551,32,FLEN)
NAN_BOXED(31009,32,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(30551,32,FLEN)
NAN_BOXED(31009,32,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(30551,32,FLEN)
test_dataset_2:
NAN_BOXED(31009,16,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(30551,16,FLEN)
NAN_BOXED(30527,16,FLEN)
NAN_BOXED(48222,16,FLEN)
NAN_BOXED(30698,16,FLEN)
NAN_BOXED(30527,16,FLEN)
NAN_BOXED(48222,16,FLEN)
NAN_BOXED(30698,16,FLEN)
NAN_BOXED(30527,16,FLEN)
NAN_BOXED(48222,16,FLEN)
NAN_BOXED(30698,16,FLEN)
NAN_BOXED(30527,16,FLEN)
NAN_BOXED(48222,16,FLEN)
NAN_BOXED(30698,16,FLEN)
NAN_BOXED(30527,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(30698,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(50257,16,FLEN)
NAN_BOXED(31396,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(50257,16,FLEN)
NAN_BOXED(31396,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(50257,16,FLEN)
NAN_BOXED(31396,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(50257,16,FLEN)
NAN_BOXED(31396,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(50257,16,FLEN)
NAN_BOXED(31396,16,FLEN)
NAN_BOXED(28090,16,FLEN)
NAN_BOXED(49466,16,FLEN)
NAN_BOXED(29565,16,FLEN)
NAN_BOXED(28090,16,FLEN)
NAN_BOXED(49466,16,FLEN)
NAN_BOXED(29565,16,FLEN)
NAN_BOXED(28090,16,FLEN)
NAN_BOXED(49466,16,FLEN)
NAN_BOXED(29565,16,FLEN)
NAN_BOXED(28090,16,FLEN)
NAN_BOXED(49466,16,FLEN)
NAN_BOXED(29565,16,FLEN)
NAN_BOXED(28090,16,FLEN)
NAN_BOXED(49466,16,FLEN)
NAN_BOXED(29565,16,FLEN)
NAN_BOXED(25886,16,FLEN)
NAN_BOXED(51882,16,FLEN)
NAN_BOXED(29764,16,FLEN)
NAN_BOXED(25886,16,FLEN)
NAN_BOXED(51882,16,FLEN)
NAN_BOXED(29764,16,FLEN)
NAN_BOXED(25886,16,FLEN)
NAN_BOXED(51882,16,FLEN)
NAN_BOXED(29764,16,FLEN)
NAN_BOXED(25886,16,FLEN)
NAN_BOXED(51882,16,FLEN)
NAN_BOXED(29764,16,FLEN)
NAN_BOXED(25886,16,FLEN)
NAN_BOXED(51882,16,FLEN)
NAN_BOXED(29764,16,FLEN)
NAN_BOXED(30341,16,FLEN)
NAN_BOXED(49260,16,FLEN)
NAN_BOXED(31542,16,FLEN)
NAN_BOXED(30341,16,FLEN)
NAN_BOXED(49260,16,FLEN)
NAN_BOXED(31542,16,FLEN)
NAN_BOXED(30341,16,FLEN)
NAN_BOXED(49260,16,FLEN)
NAN_BOXED(31542,16,FLEN)
NAN_BOXED(30341,16,FLEN)
NAN_BOXED(49260,16,FLEN)
NAN_BOXED(31542,16,FLEN)
NAN_BOXED(30341,16,FLEN)
NAN_BOXED(49260,16,FLEN)
NAN_BOXED(31542,16,FLEN)
NAN_BOXED(30223,16,FLEN)
NAN_BOXED(46285,16,FLEN)
NAN_BOXED(28486,16,FLEN)
NAN_BOXED(30223,16,FLEN)
NAN_BOXED(46285,16,FLEN)
NAN_BOXED(28486,16,FLEN)
NAN_BOXED(30223,16,FLEN)
NAN_BOXED(46285,16,FLEN)
NAN_BOXED(28486,16,FLEN)
NAN_BOXED(30223,16,FLEN)
NAN_BOXED(46285,16,FLEN)
NAN_BOXED(28486,16,FLEN)
NAN_BOXED(30223,16,FLEN)
NAN_BOXED(46285,16,FLEN)
NAN_BOXED(28486,16,FLEN)
NAN_BOXED(29729,16,FLEN)
NAN_BOXED(50093,16,FLEN)
NAN_BOXED(31725,16,FLEN)
NAN_BOXED(29729,16,FLEN)
NAN_BOXED(50093,16,FLEN)
NAN_BOXED(31725,16,FLEN)
NAN_BOXED(29729,16,FLEN)
NAN_BOXED(50093,16,FLEN)
NAN_BOXED(31725,16,FLEN)
NAN_BOXED(29729,16,FLEN)
NAN_BOXED(50093,16,FLEN)
NAN_BOXED(31725,16,FLEN)
NAN_BOXED(29729,16,FLEN)
NAN_BOXED(50093,16,FLEN)
NAN_BOXED(31725,16,FLEN)
NAN_BOXED(27657,16,FLEN)
NAN_BOXED(51433,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(27657,16,FLEN)
NAN_BOXED(51433,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(27657,16,FLEN)
NAN_BOXED(51433,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(27657,16,FLEN)
NAN_BOXED(51433,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(27657,16,FLEN)
NAN_BOXED(51433,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(30216,16,FLEN)
NAN_BOXED(48897,16,FLEN)
NAN_BOXED(31048,16,FLEN)
NAN_BOXED(30216,16,FLEN)
NAN_BOXED(48897,16,FLEN)
NAN_BOXED(31048,16,FLEN)
NAN_BOXED(30216,16,FLEN)
NAN_BOXED(48897,16,FLEN)
NAN_BOXED(31048,16,FLEN)
NAN_BOXED(30216,16,FLEN)
NAN_BOXED(48897,16,FLEN)
NAN_BOXED(31048,16,FLEN)
NAN_BOXED(30216,16,FLEN)
NAN_BOXED(48897,16,FLEN)
NAN_BOXED(31048,16,FLEN)
NAN_BOXED(30057,16,FLEN)
NAN_BOXED(49173,16,FLEN)
NAN_BOXED(31111,16,FLEN)
NAN_BOXED(30057,16,FLEN)
NAN_BOXED(49173,16,FLEN)
NAN_BOXED(31111,16,FLEN)
NAN_BOXED(30057,16,FLEN)
NAN_BOXED(49173,16,FLEN)
NAN_BOXED(31111,16,FLEN)
NAN_BOXED(30057,16,FLEN)
NAN_BOXED(49173,16,FLEN)
NAN_BOXED(31111,16,FLEN)
NAN_BOXED(30057,16,FLEN)
NAN_BOXED(49173,16,FLEN)
NAN_BOXED(31111,16,FLEN)
NAN_BOXED(30709,16,FLEN)
NAN_BOXED(48441,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(30709,16,FLEN)
NAN_BOXED(48441,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(30709,16,FLEN)
NAN_BOXED(48441,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(30709,16,FLEN)
NAN_BOXED(48441,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(30709,16,FLEN)
NAN_BOXED(48441,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(31541,16,FLEN)
NAN_BOXED(47401,16,FLEN)
NAN_BOXED(30886,16,FLEN)
NAN_BOXED(31541,16,FLEN)
NAN_BOXED(47401,16,FLEN)
NAN_BOXED(30886,16,FLEN)
NAN_BOXED(31541,16,FLEN)
NAN_BOXED(47401,16,FLEN)
NAN_BOXED(30886,16,FLEN)
NAN_BOXED(31541,16,FLEN)
NAN_BOXED(47401,16,FLEN)
NAN_BOXED(30886,16,FLEN)
NAN_BOXED(31541,16,FLEN)
NAN_BOXED(47401,16,FLEN)
NAN_BOXED(30886,16,FLEN)
NAN_BOXED(28811,16,FLEN)
NAN_BOXED(46911,16,FLEN)
NAN_BOXED(27678,16,FLEN)
NAN_BOXED(28811,16,FLEN)
NAN_BOXED(46911,16,FLEN)
NAN_BOXED(27678,16,FLEN)
NAN_BOXED(28811,16,FLEN)
NAN_BOXED(46911,16,FLEN)
NAN_BOXED(27678,16,FLEN)
NAN_BOXED(28811,16,FLEN)
NAN_BOXED(46911,16,FLEN)
NAN_BOXED(27678,16,FLEN)
NAN_BOXED(28811,16,FLEN)
NAN_BOXED(46911,16,FLEN)
NAN_BOXED(27678,16,FLEN)
NAN_BOXED(31632,16,FLEN)
NAN_BOXED(47137,16,FLEN)
NAN_BOXED(30672,16,FLEN)
NAN_BOXED(31632,16,FLEN)
NAN_BOXED(47137,16,FLEN)
NAN_BOXED(30672,16,FLEN)
NAN_BOXED(31632,16,FLEN)
NAN_BOXED(47137,16,FLEN)
NAN_BOXED(30672,16,FLEN)
NAN_BOXED(31632,16,FLEN)
NAN_BOXED(47137,16,FLEN)
NAN_BOXED(30672,16,FLEN)
NAN_BOXED(31632,16,FLEN)
NAN_BOXED(47137,16,FLEN)
NAN_BOXED(30672,16,FLEN)
NAN_BOXED(29235,16,FLEN)
NAN_BOXED(50401,16,FLEN)
NAN_BOXED(31632,16,FLEN)
NAN_BOXED(29235,16,FLEN)
NAN_BOXED(50401,16,FLEN)
NAN_BOXED(31632,16,FLEN)
NAN_BOXED(29235,16,FLEN)
NAN_BOXED(50401,16,FLEN)
NAN_BOXED(31632,16,FLEN)
NAN_BOXED(29235,16,FLEN)
NAN_BOXED(50401,16,FLEN)
NAN_BOXED(31632,16,FLEN)
NAN_BOXED(29235,16,FLEN)
NAN_BOXED(50401,16,FLEN)
NAN_BOXED(31632,16,FLEN)
NAN_BOXED(30881,16,FLEN)
NAN_BOXED(48393,16,FLEN)
NAN_BOXED(31188,16,FLEN)
NAN_BOXED(30881,16,FLEN)
NAN_BOXED(48393,16,FLEN)
NAN_BOXED(31188,16,FLEN)
NAN_BOXED(30881,16,FLEN)
NAN_BOXED(48393,16,FLEN)
NAN_BOXED(31188,16,FLEN)
NAN_BOXED(30881,16,FLEN)
NAN_BOXED(48393,16,FLEN)
NAN_BOXED(31188,16,FLEN)
NAN_BOXED(30881,16,FLEN)
NAN_BOXED(48393,16,FLEN)
NAN_BOXED(31188,16,FLEN)
NAN_BOXED(31499,16,FLEN)
NAN_BOXED(46384,16,FLEN)
NAN_BOXED(29841,16,FLEN)
NAN_BOXED(31499,16,FLEN)
NAN_BOXED(46384,16,FLEN)
NAN_BOXED(29841,16,FLEN)
NAN_BOXED(31499,16,FLEN)
NAN_BOXED(46384,16,FLEN)
NAN_BOXED(29841,16,FLEN)
NAN_BOXED(31499,16,FLEN)
NAN_BOXED(46384,16,FLEN)
NAN_BOXED(29841,16,FLEN)
NAN_BOXED(31499,16,FLEN)
NAN_BOXED(46384,16,FLEN)
NAN_BOXED(29841,16,FLEN)
NAN_BOXED(30132,16,FLEN)
NAN_BOXED(49388,16,FLEN)
NAN_BOXED(31493,16,FLEN)
NAN_BOXED(30132,16,FLEN)
NAN_BOXED(49388,16,FLEN)
NAN_BOXED(31493,16,FLEN)
NAN_BOXED(30132,16,FLEN)
NAN_BOXED(49388,16,FLEN)
NAN_BOXED(31493,16,FLEN)
NAN_BOXED(30132,16,FLEN)
NAN_BOXED(49388,16,FLEN)
NAN_BOXED(31493,16,FLEN)
NAN_BOXED(30132,16,FLEN)
NAN_BOXED(49388,16,FLEN)
NAN_BOXED(31493,16,FLEN)
NAN_BOXED(28753,16,FLEN)
NAN_BOXED(50601,16,FLEN)
NAN_BOXED(31260,16,FLEN)
NAN_BOXED(28753,16,FLEN)
NAN_BOXED(50601,16,FLEN)
NAN_BOXED(31260,16,FLEN)
NAN_BOXED(28753,16,FLEN)
NAN_BOXED(50601,16,FLEN)
NAN_BOXED(31260,16,FLEN)
NAN_BOXED(28753,16,FLEN)
NAN_BOXED(50601,16,FLEN)
NAN_BOXED(31260,16,FLEN)
NAN_BOXED(28753,16,FLEN)
NAN_BOXED(50601,16,FLEN)
NAN_BOXED(31260,16,FLEN)
NAN_BOXED(28222,16,FLEN)
NAN_BOXED(50961,16,FLEN)
NAN_BOXED(31108,16,FLEN)
NAN_BOXED(28222,16,FLEN)
NAN_BOXED(50961,16,FLEN)
NAN_BOXED(31108,16,FLEN)
NAN_BOXED(28222,16,FLEN)
NAN_BOXED(50961,16,FLEN)
NAN_BOXED(31108,16,FLEN)
NAN_BOXED(28222,16,FLEN)
NAN_BOXED(50961,16,FLEN)
NAN_BOXED(31108,16,FLEN)
NAN_BOXED(28222,16,FLEN)
NAN_BOXED(50961,16,FLEN)
NAN_BOXED(31108,16,FLEN)
NAN_BOXED(31133,16,FLEN)
NAN_BOXED(48489,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(31133,16,FLEN)
NAN_BOXED(48489,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(31133,16,FLEN)
NAN_BOXED(48489,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(31133,16,FLEN)
NAN_BOXED(48489,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(31133,16,FLEN)
NAN_BOXED(48489,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(31422,16,FLEN)
NAN_BOXED(47302,16,FLEN)
NAN_BOXED(30726,16,FLEN)
NAN_BOXED(31422,16,FLEN)
NAN_BOXED(47302,16,FLEN)
NAN_BOXED(30726,16,FLEN)
NAN_BOXED(31422,16,FLEN)
NAN_BOXED(47302,16,FLEN)
NAN_BOXED(30726,16,FLEN)
NAN_BOXED(31422,16,FLEN)
NAN_BOXED(47302,16,FLEN)
NAN_BOXED(30726,16,FLEN)
NAN_BOXED(31422,16,FLEN)
NAN_BOXED(47302,16,FLEN)
NAN_BOXED(30726,16,FLEN)
NAN_BOXED(29266,16,FLEN)
NAN_BOXED(47635,16,FLEN)
NAN_BOXED(28877,16,FLEN)
NAN_BOXED(29266,16,FLEN)
NAN_BOXED(47635,16,FLEN)
NAN_BOXED(28877,16,FLEN)
NAN_BOXED(29266,16,FLEN)
NAN_BOXED(47635,16,FLEN)
NAN_BOXED(28877,16,FLEN)
NAN_BOXED(29266,16,FLEN)
NAN_BOXED(47635,16,FLEN)
NAN_BOXED(28877,16,FLEN)
NAN_BOXED(29266,16,FLEN)
NAN_BOXED(47635,16,FLEN)
NAN_BOXED(28877,16,FLEN)
NAN_BOXED(30778,16,FLEN)
NAN_BOXED(48054,16,FLEN)
NAN_BOXED(30739,16,FLEN)
NAN_BOXED(30778,16,FLEN)
NAN_BOXED(48054,16,FLEN)
NAN_BOXED(30739,16,FLEN)
NAN_BOXED(30778,16,FLEN)
NAN_BOXED(48054,16,FLEN)
NAN_BOXED(30739,16,FLEN)
NAN_BOXED(30778,16,FLEN)
NAN_BOXED(48054,16,FLEN)
NAN_BOXED(30739,16,FLEN)
NAN_BOXED(30778,16,FLEN)
NAN_BOXED(48054,16,FLEN)
NAN_BOXED(30739,16,FLEN)
NAN_BOXED(27793,16,FLEN)
NAN_BOXED(51794,16,FLEN)
NAN_BOXED(31544,16,FLEN)
NAN_BOXED(27793,16,FLEN)
NAN_BOXED(51794,16,FLEN)
NAN_BOXED(31544,16,FLEN)
NAN_BOXED(27793,16,FLEN)
NAN_BOXED(51794,16,FLEN)
NAN_BOXED(31544,16,FLEN)
NAN_BOXED(27793,16,FLEN)
NAN_BOXED(51794,16,FLEN)
NAN_BOXED(31544,16,FLEN)
NAN_BOXED(27793,16,FLEN)
NAN_BOXED(51794,16,FLEN)
NAN_BOXED(31544,16,FLEN)
NAN_BOXED(30734,16,FLEN)
NAN_BOXED(48519,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(30734,16,FLEN)
NAN_BOXED(48519,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(30734,16,FLEN)
NAN_BOXED(48519,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(30734,16,FLEN)
NAN_BOXED(48519,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(30734,16,FLEN)
NAN_BOXED(48519,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(29449,16,FLEN)
NAN_BOXED(48239,16,FLEN)
NAN_BOXED(29645,16,FLEN)
NAN_BOXED(29449,16,FLEN)
NAN_BOXED(48239,16,FLEN)
NAN_BOXED(29645,16,FLEN)
NAN_BOXED(29449,16,FLEN)
NAN_BOXED(48239,16,FLEN)
NAN_BOXED(29645,16,FLEN)
NAN_BOXED(29449,16,FLEN)
NAN_BOXED(48239,16,FLEN)
NAN_BOXED(29645,16,FLEN)
NAN_BOXED(29449,16,FLEN)
NAN_BOXED(48239,16,FLEN)
NAN_BOXED(29645,16,FLEN)
NAN_BOXED(25115,16,FLEN)
NAN_BOXED(53041,16,FLEN)
NAN_BOXED(30077,16,FLEN)
NAN_BOXED(25115,16,FLEN)
NAN_BOXED(53041,16,FLEN)
NAN_BOXED(30077,16,FLEN)
NAN_BOXED(25115,16,FLEN)
NAN_BOXED(53041,16,FLEN)
NAN_BOXED(30077,16,FLEN)
NAN_BOXED(25115,16,FLEN)
NAN_BOXED(53041,16,FLEN)
NAN_BOXED(30077,16,FLEN)
NAN_BOXED(25115,16,FLEN)
NAN_BOXED(53041,16,FLEN)
NAN_BOXED(30077,16,FLEN)
NAN_BOXED(29764,16,FLEN)
NAN_BOXED(48728,16,FLEN)
NAN_BOXED(30405,16,FLEN)
NAN_BOXED(29764,16,FLEN)
NAN_BOXED(48728,16,FLEN)
NAN_BOXED(30405,16,FLEN)
NAN_BOXED(29764,16,FLEN)
NAN_BOXED(48728,16,FLEN)
NAN_BOXED(30405,16,FLEN)
NAN_BOXED(29764,16,FLEN)
NAN_BOXED(48728,16,FLEN)
NAN_BOXED(30405,16,FLEN)
NAN_BOXED(29764,16,FLEN)
NAN_BOXED(48728,16,FLEN)
NAN_BOXED(30405,16,FLEN)
NAN_BOXED(30215,16,FLEN)
NAN_BOXED(49261,16,FLEN)
NAN_BOXED(31403,16,FLEN)
NAN_BOXED(30215,16,FLEN)
NAN_BOXED(49261,16,FLEN)
NAN_BOXED(31403,16,FLEN)
NAN_BOXED(30215,16,FLEN)
NAN_BOXED(49261,16,FLEN)
NAN_BOXED(31403,16,FLEN)
NAN_BOXED(30215,16,FLEN)
NAN_BOXED(49261,16,FLEN)
NAN_BOXED(31403,16,FLEN)
NAN_BOXED(30215,16,FLEN)
NAN_BOXED(49261,16,FLEN)
NAN_BOXED(31403,16,FLEN)
NAN_BOXED(31520,16,FLEN)
NAN_BOXED(45642,16,FLEN)
NAN_BOXED(29083,16,FLEN)
NAN_BOXED(31520,16,FLEN)
NAN_BOXED(45642,16,FLEN)
NAN_BOXED(29083,16,FLEN)
NAN_BOXED(31520,16,FLEN)
NAN_BOXED(45642,16,FLEN)
NAN_BOXED(29083,16,FLEN)
NAN_BOXED(31520,16,FLEN)
NAN_BOXED(45642,16,FLEN)
NAN_BOXED(29083,16,FLEN)
NAN_BOXED(31520,16,FLEN)
NAN_BOXED(45642,16,FLEN)
NAN_BOXED(29083,16,FLEN)
NAN_BOXED(30294,16,FLEN)
NAN_BOXED(46773,16,FLEN)
NAN_BOXED(29008,16,FLEN)
NAN_BOXED(30294,16,FLEN)
NAN_BOXED(46773,16,FLEN)
NAN_BOXED(29008,16,FLEN)
NAN_BOXED(30294,16,FLEN)
NAN_BOXED(46773,16,FLEN)
NAN_BOXED(29008,16,FLEN)
NAN_BOXED(30294,16,FLEN)
NAN_BOXED(46773,16,FLEN)
NAN_BOXED(29008,16,FLEN)
NAN_BOXED(30294,16,FLEN)
NAN_BOXED(46773,16,FLEN)
NAN_BOXED(29008,16,FLEN)
NAN_BOXED(31053,16,FLEN)
NAN_BOXED(48609,16,FLEN)
NAN_BOXED(31691,16,FLEN)
NAN_BOXED(31053,16,FLEN)
NAN_BOXED(48609,16,FLEN)
NAN_BOXED(31691,16,FLEN)
NAN_BOXED(31053,16,FLEN)
NAN_BOXED(48609,16,FLEN)
NAN_BOXED(31691,16,FLEN)
NAN_BOXED(31053,16,FLEN)
NAN_BOXED(48609,16,FLEN)
NAN_BOXED(31691,16,FLEN)
NAN_BOXED(31053,16,FLEN)
NAN_BOXED(48609,16,FLEN)
NAN_BOXED(31691,16,FLEN)
NAN_BOXED(29300,16,FLEN)
NAN_BOXED(50072,16,FLEN)
NAN_BOXED(31264,16,FLEN)
NAN_BOXED(29300,16,FLEN)
NAN_BOXED(50072,16,FLEN)
NAN_BOXED(31264,16,FLEN)
NAN_BOXED(29300,16,FLEN)
NAN_BOXED(50072,16,FLEN)
NAN_BOXED(31264,16,FLEN)
NAN_BOXED(29300,16,FLEN)
NAN_BOXED(50072,16,FLEN)
NAN_BOXED(31264,16,FLEN)
NAN_BOXED(29300,16,FLEN)
NAN_BOXED(50072,16,FLEN)
NAN_BOXED(31264,16,FLEN)
NAN_BOXED(29900,16,FLEN)
NAN_BOXED(43429,16,FLEN)
NAN_BOXED(25285,16,FLEN)
NAN_BOXED(29900,16,FLEN)
NAN_BOXED(43429,16,FLEN)
NAN_BOXED(25285,16,FLEN)
NAN_BOXED(29900,16,FLEN)
NAN_BOXED(43429,16,FLEN)
NAN_BOXED(25285,16,FLEN)
NAN_BOXED(29900,16,FLEN)
NAN_BOXED(43429,16,FLEN)
NAN_BOXED(25285,16,FLEN)
NAN_BOXED(29900,16,FLEN)
NAN_BOXED(43429,16,FLEN)
NAN_BOXED(25285,16,FLEN)
NAN_BOXED(31260,16,FLEN)
NAN_BOXED(46887,16,FLEN)
NAN_BOXED(30071,16,FLEN)
NAN_BOXED(31260,16,FLEN)
NAN_BOXED(46887,16,FLEN)
NAN_BOXED(30071,16,FLEN)
NAN_BOXED(31260,16,FLEN)
NAN_BOXED(46887,16,FLEN)
NAN_BOXED(30071,16,FLEN)
NAN_BOXED(31260,16,FLEN)
NAN_BOXED(46887,16,FLEN)
NAN_BOXED(30071,16,FLEN)
NAN_BOXED(31260,16,FLEN)
NAN_BOXED(46887,16,FLEN)
NAN_BOXED(30071,16,FLEN)
NAN_BOXED(29041,16,FLEN)
NAN_BOXED(49438,16,FLEN)
NAN_BOXED(30455,16,FLEN)
NAN_BOXED(29041,16,FLEN)
NAN_BOXED(49438,16,FLEN)
NAN_BOXED(30455,16,FLEN)
NAN_BOXED(29041,16,FLEN)
NAN_BOXED(49438,16,FLEN)
NAN_BOXED(30455,16,FLEN)
NAN_BOXED(29041,16,FLEN)
NAN_BOXED(49438,16,FLEN)
NAN_BOXED(30455,16,FLEN)
NAN_BOXED(29041,16,FLEN)
NAN_BOXED(49438,16,FLEN)
NAN_BOXED(30455,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(48916,16,FLEN)
NAN_BOXED(30350,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(48916,16,FLEN)
NAN_BOXED(30350,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(48916,16,FLEN)
NAN_BOXED(30350,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(48916,16,FLEN)
NAN_BOXED(30350,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(48916,16,FLEN)
NAN_BOXED(30350,16,FLEN)
NAN_BOXED(30498,16,FLEN)
NAN_BOXED(47999,16,FLEN)
NAN_BOXED(30383,16,FLEN)
NAN_BOXED(30498,16,FLEN)
NAN_BOXED(47999,16,FLEN)
NAN_BOXED(30383,16,FLEN)
NAN_BOXED(30498,16,FLEN)
NAN_BOXED(47999,16,FLEN)
NAN_BOXED(30383,16,FLEN)
NAN_BOXED(30498,16,FLEN)
NAN_BOXED(47999,16,FLEN)
NAN_BOXED(30383,16,FLEN)
NAN_BOXED(30498,16,FLEN)
NAN_BOXED(47999,16,FLEN)
NAN_BOXED(30383,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(47065,16,FLEN)
NAN_BOXED(29854,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(47065,16,FLEN)
NAN_BOXED(29854,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(47065,16,FLEN)
NAN_BOXED(29854,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(47065,16,FLEN)
NAN_BOXED(29854,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(47065,16,FLEN)
NAN_BOXED(29854,16,FLEN)
NAN_BOXED(28181,16,FLEN)
NAN_BOXED(47915,16,FLEN)
NAN_BOXED(28020,16,FLEN)
NAN_BOXED(28181,16,FLEN)
NAN_BOXED(47915,16,FLEN)
NAN_BOXED(28020,16,FLEN)
NAN_BOXED(28181,16,FLEN)
NAN_BOXED(47915,16,FLEN)
NAN_BOXED(28020,16,FLEN)
NAN_BOXED(28181,16,FLEN)
NAN_BOXED(47915,16,FLEN)
NAN_BOXED(28020,16,FLEN)
NAN_BOXED(28181,16,FLEN)
NAN_BOXED(47915,16,FLEN)
NAN_BOXED(28020,16,FLEN)
NAN_BOXED(28368,16,FLEN)
NAN_BOXED(50403,16,FLEN)
NAN_BOXED(30762,16,FLEN)
NAN_BOXED(28368,16,FLEN)
NAN_BOXED(50403,16,FLEN)
NAN_BOXED(30762,16,FLEN)
NAN_BOXED(28368,16,FLEN)
NAN_BOXED(50403,16,FLEN)
NAN_BOXED(30762,16,FLEN)
NAN_BOXED(28368,16,FLEN)
NAN_BOXED(50403,16,FLEN)
NAN_BOXED(30762,16,FLEN)
NAN_BOXED(28368,16,FLEN)
NAN_BOXED(50403,16,FLEN)
NAN_BOXED(30762,16,FLEN)
NAN_BOXED(30146,16,FLEN)
NAN_BOXED(49276,16,FLEN)
NAN_BOXED(31349,16,FLEN)
NAN_BOXED(30146,16,FLEN)
NAN_BOXED(49276,16,FLEN)
NAN_BOXED(31349,16,FLEN)
NAN_BOXED(30146,16,FLEN)
NAN_BOXED(49276,16,FLEN)
NAN_BOXED(31349,16,FLEN)
NAN_BOXED(30146,16,FLEN)
NAN_BOXED(49276,16,FLEN)
NAN_BOXED(31349,16,FLEN)
NAN_BOXED(30146,16,FLEN)
NAN_BOXED(49276,16,FLEN)
NAN_BOXED(31349,16,FLEN)
NAN_BOXED(30729,16,FLEN)
NAN_BOXED(48540,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(30729,16,FLEN)
NAN_BOXED(48540,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(30729,16,FLEN)
NAN_BOXED(48540,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(30729,16,FLEN)
NAN_BOXED(48540,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(30729,16,FLEN)
NAN_BOXED(48540,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(44060,16,FLEN)
NAN_BOXED(27655,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(44060,16,FLEN)
NAN_BOXED(27655,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(44060,16,FLEN)
NAN_BOXED(27655,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(44060,16,FLEN)
NAN_BOXED(27655,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(44060,16,FLEN)
NAN_BOXED(27655,16,FLEN)
NAN_BOXED(25686,16,FLEN)
NAN_BOXED(51235,16,FLEN)
NAN_BOXED(28797,16,FLEN)
NAN_BOXED(25686,16,FLEN)
NAN_BOXED(51235,16,FLEN)
NAN_BOXED(28797,16,FLEN)
NAN_BOXED(25686,16,FLEN)
NAN_BOXED(51235,16,FLEN)
NAN_BOXED(28797,16,FLEN)
NAN_BOXED(25686,16,FLEN)
NAN_BOXED(51235,16,FLEN)
NAN_BOXED(28797,16,FLEN)
NAN_BOXED(25686,16,FLEN)
NAN_BOXED(51235,16,FLEN)
NAN_BOXED(28797,16,FLEN)
NAN_BOXED(30253,16,FLEN)
NAN_BOXED(48624,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(30253,16,FLEN)
NAN_BOXED(48624,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(30253,16,FLEN)
NAN_BOXED(48624,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(30253,16,FLEN)
NAN_BOXED(48624,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(30253,16,FLEN)
NAN_BOXED(48624,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(31218,16,FLEN)
NAN_BOXED(46991,16,FLEN)
NAN_BOXED(30110,16,FLEN)
NAN_BOXED(31218,16,FLEN)
NAN_BOXED(46991,16,FLEN)
NAN_BOXED(30110,16,FLEN)
NAN_BOXED(31218,16,FLEN)
NAN_BOXED(46991,16,FLEN)
NAN_BOXED(30110,16,FLEN)
NAN_BOXED(31218,16,FLEN)
NAN_BOXED(46991,16,FLEN)
NAN_BOXED(30110,16,FLEN)
NAN_BOXED(31218,16,FLEN)
NAN_BOXED(46991,16,FLEN)
NAN_BOXED(30110,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(39493,16,FLEN)
NAN_BOXED(23052,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(39493,16,FLEN)
NAN_BOXED(23052,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(39493,16,FLEN)
NAN_BOXED(23052,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(39493,16,FLEN)
NAN_BOXED(23052,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(39493,16,FLEN)
NAN_BOXED(23052,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(46085,16,FLEN)
NAN_BOXED(29368,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(46085,16,FLEN)
NAN_BOXED(29368,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(46085,16,FLEN)
NAN_BOXED(29368,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(46085,16,FLEN)
NAN_BOXED(29368,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(46085,16,FLEN)
NAN_BOXED(29368,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(43224,16,FLEN)
NAN_BOXED(26685,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(43224,16,FLEN)
NAN_BOXED(26685,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(43224,16,FLEN)
NAN_BOXED(26685,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(43224,16,FLEN)
NAN_BOXED(26685,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(43224,16,FLEN)
NAN_BOXED(26685,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(47691,16,FLEN)
NAN_BOXED(31250,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(47691,16,FLEN)
NAN_BOXED(31250,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(47691,16,FLEN)
NAN_BOXED(31250,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(47691,16,FLEN)
NAN_BOXED(31250,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(47691,16,FLEN)
NAN_BOXED(31250,16,FLEN)
NAN_BOXED(31723,16,FLEN)
NAN_BOXED(47279,16,FLEN)
NAN_BOXED(30883,16,FLEN)
NAN_BOXED(31723,16,FLEN)
NAN_BOXED(47279,16,FLEN)
NAN_BOXED(30883,16,FLEN)
NAN_BOXED(31723,16,FLEN)
NAN_BOXED(47279,16,FLEN)
NAN_BOXED(30883,16,FLEN)
NAN_BOXED(31723,16,FLEN)
NAN_BOXED(47279,16,FLEN)
NAN_BOXED(30883,16,FLEN)
NAN_BOXED(31723,16,FLEN)
NAN_BOXED(47279,16,FLEN)
NAN_BOXED(30883,16,FLEN)
NAN_BOXED(29103,16,FLEN)
NAN_BOXED(50548,16,FLEN)
NAN_BOXED(31681,16,FLEN)
NAN_BOXED(29103,16,FLEN)
NAN_BOXED(50548,16,FLEN)
NAN_BOXED(31681,16,FLEN)
NAN_BOXED(29103,16,FLEN)
NAN_BOXED(50548,16,FLEN)
NAN_BOXED(31681,16,FLEN)
NAN_BOXED(29103,16,FLEN)
NAN_BOXED(50548,16,FLEN)
NAN_BOXED(31681,16,FLEN)
NAN_BOXED(29103,16,FLEN)
NAN_BOXED(50548,16,FLEN)
NAN_BOXED(31681,16,FLEN)
NAN_BOXED(30479,16,FLEN)
NAN_BOXED(45578,16,FLEN)
NAN_BOXED(27989,16,FLEN)
NAN_BOXED(30479,16,FLEN)
NAN_BOXED(45578,16,FLEN)
NAN_BOXED(27989,16,FLEN)
NAN_BOXED(30479,16,FLEN)
NAN_BOXED(45578,16,FLEN)
NAN_BOXED(27989,16,FLEN)
NAN_BOXED(30479,16,FLEN)
NAN_BOXED(45578,16,FLEN)
NAN_BOXED(27989,16,FLEN)
NAN_BOXED(30479,16,FLEN)
NAN_BOXED(45578,16,FLEN)
NAN_BOXED(27989,16,FLEN)
NAN_BOXED(30935,16,FLEN)
NAN_BOXED(47762,16,FLEN)
NAN_BOXED(30707,16,FLEN)
NAN_BOXED(30935,16,FLEN)
NAN_BOXED(47762,16,FLEN)
NAN_BOXED(30707,16,FLEN)
NAN_BOXED(30935,16,FLEN)
NAN_BOXED(47762,16,FLEN)
NAN_BOXED(30707,16,FLEN)
NAN_BOXED(30935,16,FLEN)
NAN_BOXED(47762,16,FLEN)
NAN_BOXED(30707,16,FLEN)
NAN_BOXED(30935,16,FLEN)
NAN_BOXED(47762,16,FLEN)
NAN_BOXED(30707,16,FLEN)
NAN_BOXED(30609,16,FLEN)
NAN_BOXED(46393,16,FLEN)
NAN_BOXED(28913,16,FLEN)
NAN_BOXED(30609,16,FLEN)
NAN_BOXED(46393,16,FLEN)
NAN_BOXED(28913,16,FLEN)
NAN_BOXED(30609,16,FLEN)
NAN_BOXED(46393,16,FLEN)
NAN_BOXED(28913,16,FLEN)
NAN_BOXED(30609,16,FLEN)
NAN_BOXED(46393,16,FLEN)
NAN_BOXED(28913,16,FLEN)
NAN_BOXED(30609,16,FLEN)
NAN_BOXED(46393,16,FLEN)
NAN_BOXED(28913,16,FLEN)
NAN_BOXED(28622,16,FLEN)
NAN_BOXED(50370,16,FLEN)
NAN_BOXED(30884,16,FLEN)
NAN_BOXED(28622,16,FLEN)
NAN_BOXED(50370,16,FLEN)
NAN_BOXED(30884,16,FLEN)
NAN_BOXED(28622,16,FLEN)
NAN_BOXED(50370,16,FLEN)
NAN_BOXED(30884,16,FLEN)
NAN_BOXED(28622,16,FLEN)
NAN_BOXED(50370,16,FLEN)
NAN_BOXED(30884,16,FLEN)
NAN_BOXED(28622,16,FLEN)
NAN_BOXED(50370,16,FLEN)
NAN_BOXED(30884,16,FLEN)
NAN_BOXED(30525,16,FLEN)
NAN_BOXED(46200,16,FLEN)
NAN_BOXED(28683,16,FLEN)
NAN_BOXED(30525,16,FLEN)
NAN_BOXED(46200,16,FLEN)
NAN_BOXED(28683,16,FLEN)
NAN_BOXED(30525,16,FLEN)
NAN_BOXED(46200,16,FLEN)
NAN_BOXED(28683,16,FLEN)
NAN_BOXED(30525,16,FLEN)
NAN_BOXED(46200,16,FLEN)
NAN_BOXED(28683,16,FLEN)
NAN_BOXED(30525,16,FLEN)
NAN_BOXED(46200,16,FLEN)
NAN_BOXED(28683,16,FLEN)
NAN_BOXED(30471,16,FLEN)
NAN_BOXED(48794,16,FLEN)
NAN_BOXED(31181,16,FLEN)
NAN_BOXED(30471,16,FLEN)
NAN_BOXED(48794,16,FLEN)
NAN_BOXED(31181,16,FLEN)
NAN_BOXED(30471,16,FLEN)
NAN_BOXED(48794,16,FLEN)
NAN_BOXED(31181,16,FLEN)
NAN_BOXED(30471,16,FLEN)
NAN_BOXED(48794,16,FLEN)
NAN_BOXED(31181,16,FLEN)
NAN_BOXED(30471,16,FLEN)
NAN_BOXED(48794,16,FLEN)
NAN_BOXED(31181,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(47429,16,FLEN)
NAN_BOXED(30601,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(47429,16,FLEN)
NAN_BOXED(30601,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(47429,16,FLEN)
NAN_BOXED(30601,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(47429,16,FLEN)
NAN_BOXED(30601,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(47429,16,FLEN)
NAN_BOXED(30601,16,FLEN)
NAN_BOXED(30284,16,FLEN)
NAN_BOXED(47956,16,FLEN)
NAN_BOXED(30149,16,FLEN)
NAN_BOXED(30284,16,FLEN)
NAN_BOXED(47956,16,FLEN)
NAN_BOXED(30149,16,FLEN)
NAN_BOXED(30284,16,FLEN)
NAN_BOXED(47956,16,FLEN)
NAN_BOXED(30149,16,FLEN)
NAN_BOXED(30284,16,FLEN)
NAN_BOXED(47956,16,FLEN)
NAN_BOXED(30149,16,FLEN)
NAN_BOXED(30284,16,FLEN)
NAN_BOXED(47956,16,FLEN)
NAN_BOXED(30149,16,FLEN)
NAN_BOXED(29494,16,FLEN)
NAN_BOXED(47873,16,FLEN)
NAN_BOXED(29265,16,FLEN)
NAN_BOXED(29494,16,FLEN)
NAN_BOXED(47873,16,FLEN)
NAN_BOXED(29265,16,FLEN)
NAN_BOXED(29494,16,FLEN)
NAN_BOXED(47873,16,FLEN)
NAN_BOXED(29265,16,FLEN)
NAN_BOXED(29494,16,FLEN)
NAN_BOXED(47873,16,FLEN)
NAN_BOXED(29265,16,FLEN)
NAN_BOXED(29494,16,FLEN)
NAN_BOXED(47873,16,FLEN)
NAN_BOXED(29265,16,FLEN)
NAN_BOXED(30498,16,FLEN)
NAN_BOXED(46018,16,FLEN)
NAN_BOXED(28395,16,FLEN)
NAN_BOXED(30498,16,FLEN)
NAN_BOXED(46018,16,FLEN)
NAN_BOXED(28395,16,FLEN)
NAN_BOXED(30498,16,FLEN)
NAN_BOXED(46018,16,FLEN)
NAN_BOXED(28395,16,FLEN)
NAN_BOXED(30498,16,FLEN)
NAN_BOXED(46018,16,FLEN)
NAN_BOXED(28395,16,FLEN)
NAN_BOXED(30498,16,FLEN)
NAN_BOXED(46018,16,FLEN)
NAN_BOXED(28395,16,FLEN)
NAN_BOXED(31180,16,FLEN)
NAN_BOXED(48080,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(31180,16,FLEN)
NAN_BOXED(48080,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(31180,16,FLEN)
NAN_BOXED(48080,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(31180,16,FLEN)
NAN_BOXED(48080,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(31180,16,FLEN)
NAN_BOXED(48080,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(30947,16,FLEN)
NAN_BOXED(43196,16,FLEN)
NAN_BOXED(26058,16,FLEN)
NAN_BOXED(30947,16,FLEN)
NAN_BOXED(43196,16,FLEN)
NAN_BOXED(26058,16,FLEN)
NAN_BOXED(30947,16,FLEN)
NAN_BOXED(43196,16,FLEN)
NAN_BOXED(26058,16,FLEN)
NAN_BOXED(30947,16,FLEN)
NAN_BOXED(43196,16,FLEN)
NAN_BOXED(26058,16,FLEN)
NAN_BOXED(30947,16,FLEN)
NAN_BOXED(43196,16,FLEN)
NAN_BOXED(26058,16,FLEN)
NAN_BOXED(30162,16,FLEN)
NAN_BOXED(48320,16,FLEN)
NAN_BOXED(30442,16,FLEN)
NAN_BOXED(30162,16,FLEN)
NAN_BOXED(48320,16,FLEN)
NAN_BOXED(30442,16,FLEN)
NAN_BOXED(30162,16,FLEN)
NAN_BOXED(48320,16,FLEN)
NAN_BOXED(30442,16,FLEN)
NAN_BOXED(30162,16,FLEN)
NAN_BOXED(48320,16,FLEN)
NAN_BOXED(30442,16,FLEN)
NAN_BOXED(30162,16,FLEN)
NAN_BOXED(48320,16,FLEN)
NAN_BOXED(30442,16,FLEN)
NAN_BOXED(28152,16,FLEN)
NAN_BOXED(51503,16,FLEN)
NAN_BOXED(31677,16,FLEN)
NAN_BOXED(28152,16,FLEN)
NAN_BOXED(51503,16,FLEN)
NAN_BOXED(31677,16,FLEN)
NAN_BOXED(28152,16,FLEN)
NAN_BOXED(51503,16,FLEN)
NAN_BOXED(31677,16,FLEN)
NAN_BOXED(28152,16,FLEN)
NAN_BOXED(51503,16,FLEN)
NAN_BOXED(31677,16,FLEN)
NAN_BOXED(28152,16,FLEN)
NAN_BOXED(51503,16,FLEN)
NAN_BOXED(31677,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(47442,16,FLEN)
NAN_BOXED(30724,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(47442,16,FLEN)
NAN_BOXED(30724,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(47442,16,FLEN)
NAN_BOXED(30724,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(47442,16,FLEN)
NAN_BOXED(30724,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(47442,16,FLEN)
NAN_BOXED(30724,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(46221,16,FLEN)
NAN_BOXED(29291,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(46221,16,FLEN)
NAN_BOXED(29291,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(46221,16,FLEN)
NAN_BOXED(29291,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(46221,16,FLEN)
NAN_BOXED(29291,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(46221,16,FLEN)
NAN_BOXED(29291,16,FLEN)
NAN_BOXED(29526,16,FLEN)
NAN_BOXED(49301,16,FLEN)
NAN_BOXED(30772,16,FLEN)
NAN_BOXED(29526,16,FLEN)
NAN_BOXED(49301,16,FLEN)
NAN_BOXED(30772,16,FLEN)
NAN_BOXED(29526,16,FLEN)
NAN_BOXED(49301,16,FLEN)
NAN_BOXED(30772,16,FLEN)
NAN_BOXED(29526,16,FLEN)
NAN_BOXED(49301,16,FLEN)
NAN_BOXED(30772,16,FLEN)
NAN_BOXED(29526,16,FLEN)
NAN_BOXED(49301,16,FLEN)
NAN_BOXED(30772,16,FLEN)
NAN_BOXED(31218,16,FLEN)
NAN_BOXED(47861,16,FLEN)
NAN_BOXED(31020,16,FLEN)
NAN_BOXED(31218,16,FLEN)
NAN_BOXED(47861,16,FLEN)
NAN_BOXED(31020,16,FLEN)
NAN_BOXED(31218,16,FLEN)
NAN_BOXED(47861,16,FLEN)
NAN_BOXED(31020,16,FLEN)
NAN_BOXED(31218,16,FLEN)
NAN_BOXED(47861,16,FLEN)
NAN_BOXED(31020,16,FLEN)
NAN_BOXED(31218,16,FLEN)
NAN_BOXED(47861,16,FLEN)
NAN_BOXED(31020,16,FLEN)
NAN_BOXED(24283,16,FLEN)
NAN_BOXED(54712,16,FLEN)
NAN_BOXED(30951,16,FLEN)
NAN_BOXED(24283,16,FLEN)
NAN_BOXED(54712,16,FLEN)
NAN_BOXED(30951,16,FLEN)
NAN_BOXED(24283,16,FLEN)
NAN_BOXED(54712,16,FLEN)
NAN_BOXED(30951,16,FLEN)
NAN_BOXED(24283,16,FLEN)
NAN_BOXED(54712,16,FLEN)
NAN_BOXED(30951,16,FLEN)
NAN_BOXED(24283,16,FLEN)
NAN_BOXED(54712,16,FLEN)
NAN_BOXED(30951,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(47754,16,FLEN)
NAN_BOXED(31217,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(47754,16,FLEN)
NAN_BOXED(31217,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(47754,16,FLEN)
NAN_BOXED(31217,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(47754,16,FLEN)
NAN_BOXED(31217,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(47754,16,FLEN)
NAN_BOXED(31217,16,FLEN)
NAN_BOXED(31594,16,FLEN)
NAN_BOXED(48187,16,FLEN)
NAN_BOXED(31705,16,FLEN)
NAN_BOXED(31594,16,FLEN)
NAN_BOXED(48187,16,FLEN)
NAN_BOXED(31705,16,FLEN)
NAN_BOXED(31594,16,FLEN)
NAN_BOXED(48187,16,FLEN)
NAN_BOXED(31705,16,FLEN)
NAN_BOXED(31594,16,FLEN)
NAN_BOXED(48187,16,FLEN)
NAN_BOXED(31705,16,FLEN)
NAN_BOXED(31594,16,FLEN)
NAN_BOXED(48187,16,FLEN)
NAN_BOXED(31705,16,FLEN)
NAN_BOXED(29479,16,FLEN)
NAN_BOXED(48461,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(29479,16,FLEN)
NAN_BOXED(48461,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(29479,16,FLEN)
NAN_BOXED(48461,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(29479,16,FLEN)
NAN_BOXED(48461,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(29479,16,FLEN)
NAN_BOXED(48461,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(30816,16,FLEN)
NAN_BOXED(48931,16,FLEN)
NAN_BOXED(31695,16,FLEN)
NAN_BOXED(30816,16,FLEN)
NAN_BOXED(48931,16,FLEN)
NAN_BOXED(31695,16,FLEN)
NAN_BOXED(30816,16,FLEN)
NAN_BOXED(48931,16,FLEN)
NAN_BOXED(31695,16,FLEN)
NAN_BOXED(30816,16,FLEN)
NAN_BOXED(48931,16,FLEN)
NAN_BOXED(31695,16,FLEN)
NAN_BOXED(30816,16,FLEN)
NAN_BOXED(48931,16,FLEN)
NAN_BOXED(31695,16,FLEN)
NAN_BOXED(30183,16,FLEN)
NAN_BOXED(49433,16,FLEN)
NAN_BOXED(31623,16,FLEN)
NAN_BOXED(30183,16,FLEN)
NAN_BOXED(49433,16,FLEN)
NAN_BOXED(31623,16,FLEN)
NAN_BOXED(30183,16,FLEN)
NAN_BOXED(49433,16,FLEN)
NAN_BOXED(31623,16,FLEN)
NAN_BOXED(30183,16,FLEN)
NAN_BOXED(49433,16,FLEN)
NAN_BOXED(31623,16,FLEN)
NAN_BOXED(30183,16,FLEN)
NAN_BOXED(49433,16,FLEN)
NAN_BOXED(31623,16,FLEN)
NAN_BOXED(31436,16,FLEN)
NAN_BOXED(47323,16,FLEN)
NAN_BOXED(30752,16,FLEN)
NAN_BOXED(31436,16,FLEN)
NAN_BOXED(47323,16,FLEN)
NAN_BOXED(30752,16,FLEN)
NAN_BOXED(31436,16,FLEN)
NAN_BOXED(47323,16,FLEN)
NAN_BOXED(30752,16,FLEN)
NAN_BOXED(31436,16,FLEN)
NAN_BOXED(47323,16,FLEN)
NAN_BOXED(30752,16,FLEN)
NAN_BOXED(31436,16,FLEN)
NAN_BOXED(47323,16,FLEN)
NAN_BOXED(30752,16,FLEN)
NAN_BOXED(30975,16,FLEN)
NAN_BOXED(48671,16,FLEN)
NAN_BOXED(31655,16,FLEN)
NAN_BOXED(30975,16,FLEN)
NAN_BOXED(48671,16,FLEN)
NAN_BOXED(31655,16,FLEN)
NAN_BOXED(30975,16,FLEN)
NAN_BOXED(48671,16,FLEN)
NAN_BOXED(31655,16,FLEN)
NAN_BOXED(30975,16,FLEN)
NAN_BOXED(48671,16,FLEN)
NAN_BOXED(31655,16,FLEN)
NAN_BOXED(30975,16,FLEN)
NAN_BOXED(48671,16,FLEN)
NAN_BOXED(31655,16,FLEN)
NAN_BOXED(31299,16,FLEN)
NAN_BOXED(46603,16,FLEN)
NAN_BOXED(29883,16,FLEN)
NAN_BOXED(31299,16,FLEN)
NAN_BOXED(46603,16,FLEN)
NAN_BOXED(29883,16,FLEN)
NAN_BOXED(31299,16,FLEN)
NAN_BOXED(46603,16,FLEN)
NAN_BOXED(29883,16,FLEN)
NAN_BOXED(31299,16,FLEN)
NAN_BOXED(46603,16,FLEN)
NAN_BOXED(29883,16,FLEN)
NAN_BOXED(31299,16,FLEN)
NAN_BOXED(46603,16,FLEN)
NAN_BOXED(29883,16,FLEN)
NAN_BOXED(31427,16,FLEN)
NAN_BOXED(45928,16,FLEN)
NAN_BOXED(29250,16,FLEN)
NAN_BOXED(31427,16,FLEN)
NAN_BOXED(45928,16,FLEN)
NAN_BOXED(29250,16,FLEN)
NAN_BOXED(31427,16,FLEN)
NAN_BOXED(45928,16,FLEN)
NAN_BOXED(29250,16,FLEN)
NAN_BOXED(31427,16,FLEN)
NAN_BOXED(45928,16,FLEN)
NAN_BOXED(29250,16,FLEN)
NAN_BOXED(31427,16,FLEN)
NAN_BOXED(45928,16,FLEN)
NAN_BOXED(29250,16,FLEN)
NAN_BOXED(30186,16,FLEN)
NAN_BOXED(49454,16,FLEN)
NAN_BOXED(31658,16,FLEN)
NAN_BOXED(30186,16,FLEN)
NAN_BOXED(49454,16,FLEN)
NAN_BOXED(31658,16,FLEN)
NAN_BOXED(30186,16,FLEN)
NAN_BOXED(49454,16,FLEN)
NAN_BOXED(31658,16,FLEN)
NAN_BOXED(30186,16,FLEN)
NAN_BOXED(49454,16,FLEN)
NAN_BOXED(31658,16,FLEN)
NAN_BOXED(30186,16,FLEN)
NAN_BOXED(49454,16,FLEN)
NAN_BOXED(31658,16,FLEN)
NAN_BOXED(31429,16,FLEN)
NAN_BOXED(46564,16,FLEN)
NAN_BOXED(29949,16,FLEN)
NAN_BOXED(31429,16,FLEN)
NAN_BOXED(46564,16,FLEN)
NAN_BOXED(29949,16,FLEN)
NAN_BOXED(31429,16,FLEN)
NAN_BOXED(46564,16,FLEN)
NAN_BOXED(29949,16,FLEN)
NAN_BOXED(31429,16,FLEN)
NAN_BOXED(46564,16,FLEN)
NAN_BOXED(29949,16,FLEN)
NAN_BOXED(31429,16,FLEN)
NAN_BOXED(46564,16,FLEN)
NAN_BOXED(29949,16,FLEN)
NAN_BOXED(29861,16,FLEN)
NAN_BOXED(49208,16,FLEN)
NAN_BOXED(30950,16,FLEN)
NAN_BOXED(29861,16,FLEN)
NAN_BOXED(49208,16,FLEN)
NAN_BOXED(30950,16,FLEN)
NAN_BOXED(29861,16,FLEN)
NAN_BOXED(49208,16,FLEN)
NAN_BOXED(30950,16,FLEN)
NAN_BOXED(29861,16,FLEN)
NAN_BOXED(49208,16,FLEN)
NAN_BOXED(30950,16,FLEN)
NAN_BOXED(29861,16,FLEN)
NAN_BOXED(49208,16,FLEN)
NAN_BOXED(30950,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(47743,16,FLEN)
NAN_BOXED(31096,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(47743,16,FLEN)
NAN_BOXED(31096,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(47743,16,FLEN)
NAN_BOXED(31096,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(47743,16,FLEN)
NAN_BOXED(31096,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(47743,16,FLEN)
NAN_BOXED(31096,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(47672,16,FLEN)
NAN_BOXED(31186,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(47672,16,FLEN)
NAN_BOXED(31186,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(47672,16,FLEN)
NAN_BOXED(31186,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(47672,16,FLEN)
NAN_BOXED(31186,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(47672,16,FLEN)
NAN_BOXED(31186,16,FLEN)
NAN_BOXED(31376,16,FLEN)
NAN_BOXED(47589,16,FLEN)
NAN_BOXED(30934,16,FLEN)
NAN_BOXED(31376,16,FLEN)
NAN_BOXED(47589,16,FLEN)
NAN_BOXED(30934,16,FLEN)
NAN_BOXED(31376,16,FLEN)
NAN_BOXED(47589,16,FLEN)
NAN_BOXED(30934,16,FLEN)
NAN_BOXED(31376,16,FLEN)
NAN_BOXED(47589,16,FLEN)
NAN_BOXED(30934,16,FLEN)
NAN_BOXED(31376,16,FLEN)
NAN_BOXED(47589,16,FLEN)
NAN_BOXED(30934,16,FLEN)
NAN_BOXED(30154,16,FLEN)
NAN_BOXED(48312,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(30154,16,FLEN)
NAN_BOXED(48312,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(30154,16,FLEN)
NAN_BOXED(48312,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(30154,16,FLEN)
NAN_BOXED(48312,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(30154,16,FLEN)
NAN_BOXED(48312,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(30677,16,FLEN)
NAN_BOXED(48209,16,FLEN)
NAN_BOXED(30778,16,FLEN)
NAN_BOXED(30677,16,FLEN)
NAN_BOXED(48209,16,FLEN)
NAN_BOXED(30778,16,FLEN)
NAN_BOXED(30677,16,FLEN)
NAN_BOXED(48209,16,FLEN)
NAN_BOXED(30778,16,FLEN)
NAN_BOXED(30677,16,FLEN)
NAN_BOXED(48209,16,FLEN)
NAN_BOXED(30778,16,FLEN)
NAN_BOXED(30677,16,FLEN)
NAN_BOXED(48209,16,FLEN)
NAN_BOXED(30778,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(46369,16,FLEN)
NAN_BOXED(29772,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(46369,16,FLEN)
NAN_BOXED(29772,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(46369,16,FLEN)
NAN_BOXED(29772,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(46369,16,FLEN)
NAN_BOXED(29772,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(46369,16,FLEN)
NAN_BOXED(29772,16,FLEN)
NAN_BOXED(27748,16,FLEN)
NAN_BOXED(51543,16,FLEN)
NAN_BOXED(31196,16,FLEN)
NAN_BOXED(27748,16,FLEN)
NAN_BOXED(51543,16,FLEN)
NAN_BOXED(31196,16,FLEN)
NAN_BOXED(27748,16,FLEN)
NAN_BOXED(51543,16,FLEN)
NAN_BOXED(31196,16,FLEN)
NAN_BOXED(27748,16,FLEN)
NAN_BOXED(51543,16,FLEN)
NAN_BOXED(31196,16,FLEN)
NAN_BOXED(27748,16,FLEN)
NAN_BOXED(51543,16,FLEN)
NAN_BOXED(31196,16,FLEN)
NAN_BOXED(29781,16,FLEN)
NAN_BOXED(48690,16,FLEN)
NAN_BOXED(30390,16,FLEN)
NAN_BOXED(29781,16,FLEN)
NAN_BOXED(48690,16,FLEN)
NAN_BOXED(30390,16,FLEN)
NAN_BOXED(29781,16,FLEN)
NAN_BOXED(48690,16,FLEN)
NAN_BOXED(30390,16,FLEN)
NAN_BOXED(29781,16,FLEN)
NAN_BOXED(48690,16,FLEN)
NAN_BOXED(30390,16,FLEN)
NAN_BOXED(29781,16,FLEN)
NAN_BOXED(48690,16,FLEN)
NAN_BOXED(30390,16,FLEN)
NAN_BOXED(28540,16,FLEN)
NAN_BOXED(50965,16,FLEN)
NAN_BOXED(31393,16,FLEN)
NAN_BOXED(28540,16,FLEN)
NAN_BOXED(50965,16,FLEN)
NAN_BOXED(31393,16,FLEN)
NAN_BOXED(28540,16,FLEN)
NAN_BOXED(50965,16,FLEN)
NAN_BOXED(31393,16,FLEN)
NAN_BOXED(28540,16,FLEN)
NAN_BOXED(50965,16,FLEN)
NAN_BOXED(31393,16,FLEN)
NAN_BOXED(28540,16,FLEN)
NAN_BOXED(50965,16,FLEN)
NAN_BOXED(31393,16,FLEN)
NAN_BOXED(29793,16,FLEN)
NAN_BOXED(48194,16,FLEN)
NAN_BOXED(29866,16,FLEN)
NAN_BOXED(29793,16,FLEN)
NAN_BOXED(48194,16,FLEN)
NAN_BOXED(29866,16,FLEN)
NAN_BOXED(29793,16,FLEN)
NAN_BOXED(48194,16,FLEN)
NAN_BOXED(29866,16,FLEN)
NAN_BOXED(29793,16,FLEN)
NAN_BOXED(48194,16,FLEN)
NAN_BOXED(29866,16,FLEN)
NAN_BOXED(29793,16,FLEN)
NAN_BOXED(48194,16,FLEN)
NAN_BOXED(29866,16,FLEN)
NAN_BOXED(31342,16,FLEN)
NAN_BOXED(47364,16,FLEN)
NAN_BOXED(30728,16,FLEN)
NAN_BOXED(31342,16,FLEN)
NAN_BOXED(47364,16,FLEN)
NAN_BOXED(30728,16,FLEN)
NAN_BOXED(31342,16,FLEN)
NAN_BOXED(47364,16,FLEN)
NAN_BOXED(30728,16,FLEN)
NAN_BOXED(31342,16,FLEN)
NAN_BOXED(47364,16,FLEN)
NAN_BOXED(30728,16,FLEN)
NAN_BOXED(31342,16,FLEN)
NAN_BOXED(47364,16,FLEN)
NAN_BOXED(30728,16,FLEN)
NAN_BOXED(29807,16,FLEN)
NAN_BOXED(49768,16,FLEN)
NAN_BOXED(31514,16,FLEN)
NAN_BOXED(29807,16,FLEN)
NAN_BOXED(49768,16,FLEN)
NAN_BOXED(31514,16,FLEN)
NAN_BOXED(29807,16,FLEN)
NAN_BOXED(49768,16,FLEN)
NAN_BOXED(31514,16,FLEN)
NAN_BOXED(29807,16,FLEN)
NAN_BOXED(49768,16,FLEN)
NAN_BOXED(31514,16,FLEN)
NAN_BOXED(29807,16,FLEN)
NAN_BOXED(49768,16,FLEN)
NAN_BOXED(31514,16,FLEN)
NAN_BOXED(30357,16,FLEN)
NAN_BOXED(47877,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(30357,16,FLEN)
NAN_BOXED(47877,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(30357,16,FLEN)
NAN_BOXED(47877,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(30357,16,FLEN)
NAN_BOXED(47877,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(30357,16,FLEN)
NAN_BOXED(47877,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(31672,16,FLEN)
NAN_BOXED(47756,16,FLEN)
NAN_BOXED(31313,16,FLEN)
NAN_BOXED(31672,16,FLEN)
NAN_BOXED(47756,16,FLEN)
NAN_BOXED(31313,16,FLEN)
NAN_BOXED(31672,16,FLEN)
NAN_BOXED(47756,16,FLEN)
NAN_BOXED(31313,16,FLEN)
NAN_BOXED(31672,16,FLEN)
NAN_BOXED(47756,16,FLEN)
NAN_BOXED(31313,16,FLEN)
NAN_BOXED(31672,16,FLEN)
NAN_BOXED(47756,16,FLEN)
NAN_BOXED(31313,16,FLEN)
NAN_BOXED(31225,16,FLEN)
NAN_BOXED(46425,16,FLEN)
NAN_BOXED(29694,16,FLEN)
NAN_BOXED(31225,16,FLEN)
NAN_BOXED(46425,16,FLEN)
NAN_BOXED(29694,16,FLEN)
NAN_BOXED(31225,16,FLEN)
NAN_BOXED(46425,16,FLEN)
NAN_BOXED(29694,16,FLEN)
NAN_BOXED(31225,16,FLEN)
NAN_BOXED(46425,16,FLEN)
NAN_BOXED(29694,16,FLEN)
NAN_BOXED(31225,16,FLEN)
NAN_BOXED(46425,16,FLEN)
NAN_BOXED(29694,16,FLEN)
NAN_BOXED(31360,16,FLEN)
NAN_BOXED(47582,16,FLEN)
NAN_BOXED(30917,16,FLEN)
NAN_BOXED(31360,16,FLEN)
NAN_BOXED(47582,16,FLEN)
NAN_BOXED(30917,16,FLEN)
NAN_BOXED(31360,16,FLEN)
NAN_BOXED(47582,16,FLEN)
NAN_BOXED(30917,16,FLEN)
NAN_BOXED(31360,16,FLEN)
NAN_BOXED(47582,16,FLEN)
NAN_BOXED(30917,16,FLEN)
NAN_BOXED(31360,16,FLEN)
NAN_BOXED(47582,16,FLEN)
NAN_BOXED(30917,16,FLEN)
NAN_BOXED(31394,16,FLEN)
NAN_BOXED(46872,16,FLEN)
NAN_BOXED(30178,16,FLEN)
NAN_BOXED(31394,16,FLEN)
NAN_BOXED(46872,16,FLEN)
NAN_BOXED(30178,16,FLEN)
NAN_BOXED(31394,16,FLEN)
NAN_BOXED(46872,16,FLEN)
NAN_BOXED(30178,16,FLEN)
NAN_BOXED(31394,16,FLEN)
NAN_BOXED(46872,16,FLEN)
NAN_BOXED(30178,16,FLEN)
NAN_BOXED(31394,16,FLEN)
NAN_BOXED(46872,16,FLEN)
NAN_BOXED(30178,16,FLEN)
NAN_BOXED(31294,16,FLEN)
NAN_BOXED(48144,16,FLEN)
NAN_BOXED(31320,16,FLEN)
NAN_BOXED(31294,16,FLEN)
NAN_BOXED(48144,16,FLEN)
NAN_BOXED(31320,16,FLEN)
NAN_BOXED(31294,16,FLEN)
NAN_BOXED(48144,16,FLEN)
NAN_BOXED(31320,16,FLEN)
NAN_BOXED(31294,16,FLEN)
NAN_BOXED(48144,16,FLEN)
NAN_BOXED(31320,16,FLEN)
NAN_BOXED(31294,16,FLEN)
NAN_BOXED(48144,16,FLEN)
NAN_BOXED(31320,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(48832,16,FLEN)
NAN_BOXED(31036,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(48832,16,FLEN)
NAN_BOXED(31036,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(48832,16,FLEN)
NAN_BOXED(31036,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(48832,16,FLEN)
NAN_BOXED(31036,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(48832,16,FLEN)
NAN_BOXED(31036,16,FLEN)
NAN_BOXED(31293,16,FLEN)
NAN_BOXED(48407,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(31293,16,FLEN)
NAN_BOXED(48407,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(31293,16,FLEN)
NAN_BOXED(48407,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(31293,16,FLEN)
NAN_BOXED(48407,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(31293,16,FLEN)
NAN_BOXED(48407,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(31580,16,FLEN)
NAN_BOXED(47829,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(31580,16,FLEN)
NAN_BOXED(47829,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(31580,16,FLEN)
NAN_BOXED(47829,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(31580,16,FLEN)
NAN_BOXED(47829,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(31580,16,FLEN)
NAN_BOXED(47829,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(28768,16,FLEN)
NAN_BOXED(50293,16,FLEN)
NAN_BOXED(30945,16,FLEN)
NAN_BOXED(28768,16,FLEN)
NAN_BOXED(50293,16,FLEN)
NAN_BOXED(30945,16,FLEN)
NAN_BOXED(28768,16,FLEN)
NAN_BOXED(50293,16,FLEN)
NAN_BOXED(30945,16,FLEN)
NAN_BOXED(28768,16,FLEN)
NAN_BOXED(50293,16,FLEN)
NAN_BOXED(30945,16,FLEN)
NAN_BOXED(28768,16,FLEN)
NAN_BOXED(50293,16,FLEN)
NAN_BOXED(30945,16,FLEN)
NAN_BOXED(31098,16,FLEN)
NAN_BOXED(45073,16,FLEN)
NAN_BOXED(28049,16,FLEN)
NAN_BOXED(31098,16,FLEN)
NAN_BOXED(45073,16,FLEN)
NAN_BOXED(28049,16,FLEN)
NAN_BOXED(31098,16,FLEN)
NAN_BOXED(45073,16,FLEN)
NAN_BOXED(28049,16,FLEN)
NAN_BOXED(31098,16,FLEN)
NAN_BOXED(45073,16,FLEN)
NAN_BOXED(28049,16,FLEN)
NAN_BOXED(31098,16,FLEN)
NAN_BOXED(45073,16,FLEN)
NAN_BOXED(28049,16,FLEN)
NAN_BOXED(30566,16,FLEN)
NAN_BOXED(49026,16,FLEN)
NAN_BOXED(31474,16,FLEN)
NAN_BOXED(30566,16,FLEN)
NAN_BOXED(49026,16,FLEN)
NAN_BOXED(31474,16,FLEN)
NAN_BOXED(30566,16,FLEN)
NAN_BOXED(49026,16,FLEN)
NAN_BOXED(31474,16,FLEN)
NAN_BOXED(30566,16,FLEN)
NAN_BOXED(49026,16,FLEN)
NAN_BOXED(31474,16,FLEN)
NAN_BOXED(30566,16,FLEN)
NAN_BOXED(49026,16,FLEN)
NAN_BOXED(31474,16,FLEN)
NAN_BOXED(31549,16,FLEN)
NAN_BOXED(48150,16,FLEN)
NAN_BOXED(31590,16,FLEN)
NAN_BOXED(31549,16,FLEN)
NAN_BOXED(48150,16,FLEN)
NAN_BOXED(31590,16,FLEN)
NAN_BOXED(31549,16,FLEN)
NAN_BOXED(48150,16,FLEN)
NAN_BOXED(31590,16,FLEN)
NAN_BOXED(31549,16,FLEN)
NAN_BOXED(48150,16,FLEN)
NAN_BOXED(31590,16,FLEN)
NAN_BOXED(31549,16,FLEN)
NAN_BOXED(48150,16,FLEN)
NAN_BOXED(31590,16,FLEN)
NAN_BOXED(28142,16,FLEN)
NAN_BOXED(50828,16,FLEN)
NAN_BOXED(30938,16,FLEN)
NAN_BOXED(28142,16,FLEN)
NAN_BOXED(50828,16,FLEN)
NAN_BOXED(30938,16,FLEN)
NAN_BOXED(28142,16,FLEN)
NAN_BOXED(50828,16,FLEN)
NAN_BOXED(30938,16,FLEN)
NAN_BOXED(28142,16,FLEN)
NAN_BOXED(50828,16,FLEN)
NAN_BOXED(30938,16,FLEN)
NAN_BOXED(28142,16,FLEN)
NAN_BOXED(50828,16,FLEN)
NAN_BOXED(30938,16,FLEN)
NAN_BOXED(31466,16,FLEN)
NAN_BOXED(47625,16,FLEN)
NAN_BOXED(31032,16,FLEN)
NAN_BOXED(31466,16,FLEN)
NAN_BOXED(47625,16,FLEN)
NAN_BOXED(31032,16,FLEN)
NAN_BOXED(31466,16,FLEN)
NAN_BOXED(47625,16,FLEN)
NAN_BOXED(31032,16,FLEN)
NAN_BOXED(31466,16,FLEN)
NAN_BOXED(47625,16,FLEN)
NAN_BOXED(31032,16,FLEN)
NAN_BOXED(31466,16,FLEN)
NAN_BOXED(47625,16,FLEN)
NAN_BOXED(31032,16,FLEN)
NAN_BOXED(29981,16,FLEN)
NAN_BOXED(44991,16,FLEN)
NAN_BOXED(26868,16,FLEN)
NAN_BOXED(29981,16,FLEN)
NAN_BOXED(44991,16,FLEN)
NAN_BOXED(26868,16,FLEN)
NAN_BOXED(29981,16,FLEN)
NAN_BOXED(44991,16,FLEN)
NAN_BOXED(26868,16,FLEN)
NAN_BOXED(29981,16,FLEN)
NAN_BOXED(44991,16,FLEN)
NAN_BOXED(26868,16,FLEN)
NAN_BOXED(29981,16,FLEN)
NAN_BOXED(44991,16,FLEN)
NAN_BOXED(26868,16,FLEN)
NAN_BOXED(31578,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(31454,16,FLEN)
NAN_BOXED(31578,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(31454,16,FLEN)
NAN_BOXED(31578,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(31454,16,FLEN)
NAN_BOXED(31578,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(31454,16,FLEN)
NAN_BOXED(31578,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(31454,16,FLEN)
NAN_BOXED(31034,16,FLEN)
NAN_BOXED(47227,16,FLEN)
NAN_BOXED(30171,16,FLEN)
NAN_BOXED(31034,16,FLEN)
NAN_BOXED(47227,16,FLEN)
NAN_BOXED(30171,16,FLEN)
NAN_BOXED(31034,16,FLEN)
NAN_BOXED(47227,16,FLEN)
NAN_BOXED(30171,16,FLEN)
NAN_BOXED(31034,16,FLEN)
NAN_BOXED(47227,16,FLEN)
NAN_BOXED(30171,16,FLEN)
NAN_BOXED(31034,16,FLEN)
NAN_BOXED(47227,16,FLEN)
NAN_BOXED(30171,16,FLEN)
NAN_BOXED(31391,16,FLEN)
NAN_BOXED(48094,16,FLEN)
NAN_BOXED(31363,16,FLEN)
NAN_BOXED(31391,16,FLEN)
NAN_BOXED(48094,16,FLEN)
NAN_BOXED(31363,16,FLEN)
NAN_BOXED(31391,16,FLEN)
NAN_BOXED(48094,16,FLEN)
NAN_BOXED(31363,16,FLEN)
NAN_BOXED(31391,16,FLEN)
NAN_BOXED(48094,16,FLEN)
NAN_BOXED(31363,16,FLEN)
NAN_BOXED(31391,16,FLEN)
NAN_BOXED(48094,16,FLEN)
NAN_BOXED(31363,16,FLEN)
NAN_BOXED(31179,16,FLEN)
NAN_BOXED(47774,16,FLEN)
NAN_BOXED(30923,16,FLEN)
NAN_BOXED(31179,16,FLEN)
NAN_BOXED(47774,16,FLEN)
NAN_BOXED(30923,16,FLEN)
NAN_BOXED(31179,16,FLEN)
NAN_BOXED(47774,16,FLEN)
NAN_BOXED(30923,16,FLEN)
NAN_BOXED(31179,16,FLEN)
NAN_BOXED(47774,16,FLEN)
NAN_BOXED(30923,16,FLEN)
NAN_BOXED(31179,16,FLEN)
NAN_BOXED(47774,16,FLEN)
NAN_BOXED(30923,16,FLEN)
NAN_BOXED(29979,16,FLEN)
NAN_BOXED(47982,16,FLEN)
NAN_BOXED(29886,16,FLEN)
NAN_BOXED(29979,16,FLEN)
NAN_BOXED(47982,16,FLEN)
NAN_BOXED(29886,16,FLEN)
NAN_BOXED(29979,16,FLEN)
NAN_BOXED(47982,16,FLEN)
NAN_BOXED(29886,16,FLEN)
NAN_BOXED(29979,16,FLEN)
NAN_BOXED(47982,16,FLEN)
NAN_BOXED(29886,16,FLEN)
NAN_BOXED(29979,16,FLEN)
NAN_BOXED(47982,16,FLEN)
NAN_BOXED(29886,16,FLEN)
NAN_BOXED(30135,16,FLEN)
NAN_BOXED(47952,16,FLEN)
NAN_BOXED(30009,16,FLEN)
NAN_BOXED(30135,16,FLEN)
NAN_BOXED(47952,16,FLEN)
NAN_BOXED(30009,16,FLEN)
NAN_BOXED(30135,16,FLEN)
NAN_BOXED(47952,16,FLEN)
NAN_BOXED(30009,16,FLEN)
NAN_BOXED(30135,16,FLEN)
NAN_BOXED(47952,16,FLEN)
NAN_BOXED(30009,16,FLEN)
NAN_BOXED(30135,16,FLEN)
NAN_BOXED(47952,16,FLEN)
NAN_BOXED(30009,16,FLEN)
NAN_BOXED(30760,16,FLEN)
NAN_BOXED(45827,16,FLEN)
NAN_BOXED(28490,16,FLEN)
NAN_BOXED(30760,16,FLEN)
NAN_BOXED(45827,16,FLEN)
NAN_BOXED(28490,16,FLEN)
NAN_BOXED(30760,16,FLEN)
NAN_BOXED(45827,16,FLEN)
NAN_BOXED(28490,16,FLEN)
NAN_BOXED(30760,16,FLEN)
NAN_BOXED(45827,16,FLEN)
NAN_BOXED(28490,16,FLEN)
NAN_BOXED(30760,16,FLEN)
NAN_BOXED(45827,16,FLEN)
NAN_BOXED(28490,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(47032,16,FLEN)
NAN_BOXED(30096,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(47032,16,FLEN)
NAN_BOXED(30096,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(47032,16,FLEN)
NAN_BOXED(30096,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(47032,16,FLEN)
NAN_BOXED(30096,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(47032,16,FLEN)
NAN_BOXED(30096,16,FLEN)
NAN_BOXED(28956,16,FLEN)
NAN_BOXED(48738,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(28956,16,FLEN)
NAN_BOXED(48738,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(28956,16,FLEN)
NAN_BOXED(48738,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(28956,16,FLEN)
NAN_BOXED(48738,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(28956,16,FLEN)
NAN_BOXED(48738,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(48238,16,FLEN)
NAN_BOXED(30437,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(48238,16,FLEN)
NAN_BOXED(30437,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(48238,16,FLEN)
NAN_BOXED(30437,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(48238,16,FLEN)
NAN_BOXED(30437,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(48238,16,FLEN)
NAN_BOXED(30437,16,FLEN)
NAN_BOXED(31297,16,FLEN)
NAN_BOXED(45077,16,FLEN)
NAN_BOXED(28258,16,FLEN)
NAN_BOXED(31297,16,FLEN)
NAN_BOXED(45077,16,FLEN)
NAN_BOXED(28258,16,FLEN)
NAN_BOXED(31297,16,FLEN)
NAN_BOXED(45077,16,FLEN)
NAN_BOXED(28258,16,FLEN)
NAN_BOXED(31297,16,FLEN)
NAN_BOXED(45077,16,FLEN)
NAN_BOXED(28258,16,FLEN)
NAN_BOXED(31297,16,FLEN)
NAN_BOXED(45077,16,FLEN)
NAN_BOXED(28258,16,FLEN)
NAN_BOXED(29470,16,FLEN)
NAN_BOXED(48452,16,FLEN)
NAN_BOXED(29872,16,FLEN)
NAN_BOXED(29470,16,FLEN)
NAN_BOXED(48452,16,FLEN)
NAN_BOXED(29872,16,FLEN)
NAN_BOXED(29470,16,FLEN)
NAN_BOXED(48452,16,FLEN)
NAN_BOXED(29872,16,FLEN)
NAN_BOXED(29470,16,FLEN)
NAN_BOXED(48452,16,FLEN)
NAN_BOXED(29872,16,FLEN)
NAN_BOXED(29470,16,FLEN)
NAN_BOXED(48452,16,FLEN)
NAN_BOXED(29872,16,FLEN)
NAN_BOXED(29094,16,FLEN)
NAN_BOXED(50237,16,FLEN)
NAN_BOXED(31230,16,FLEN)
NAN_BOXED(29094,16,FLEN)
NAN_BOXED(50237,16,FLEN)
NAN_BOXED(31230,16,FLEN)
NAN_BOXED(29094,16,FLEN)
NAN_BOXED(50237,16,FLEN)
NAN_BOXED(31230,16,FLEN)
NAN_BOXED(29094,16,FLEN)
NAN_BOXED(50237,16,FLEN)
NAN_BOXED(31230,16,FLEN)
NAN_BOXED(29094,16,FLEN)
NAN_BOXED(50237,16,FLEN)
NAN_BOXED(31230,16,FLEN)
NAN_BOXED(28409,16,FLEN)
NAN_BOXED(46968,16,FLEN)
NAN_BOXED(27266,16,FLEN)
NAN_BOXED(28409,16,FLEN)
NAN_BOXED(46968,16,FLEN)
NAN_BOXED(27266,16,FLEN)
NAN_BOXED(28409,16,FLEN)
NAN_BOXED(46968,16,FLEN)
NAN_BOXED(27266,16,FLEN)
NAN_BOXED(28409,16,FLEN)
NAN_BOXED(46968,16,FLEN)
NAN_BOXED(27266,16,FLEN)
NAN_BOXED(28409,16,FLEN)
NAN_BOXED(46968,16,FLEN)
NAN_BOXED(27266,16,FLEN)
NAN_BOXED(30833,16,FLEN)
NAN_BOXED(48460,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(30833,16,FLEN)
NAN_BOXED(48460,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(30833,16,FLEN)
NAN_BOXED(48460,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(30833,16,FLEN)
NAN_BOXED(48460,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(30833,16,FLEN)
NAN_BOXED(48460,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(47468,16,FLEN)
NAN_BOXED(30841,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(47468,16,FLEN)
NAN_BOXED(30841,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(47468,16,FLEN)
NAN_BOXED(30841,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(47468,16,FLEN)
NAN_BOXED(30841,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(47468,16,FLEN)
NAN_BOXED(30841,16,FLEN)
NAN_BOXED(30009,16,FLEN)
NAN_BOXED(49509,16,FLEN)
NAN_BOXED(31501,16,FLEN)
NAN_BOXED(30009,16,FLEN)
NAN_BOXED(49509,16,FLEN)
NAN_BOXED(31501,16,FLEN)
NAN_BOXED(30009,16,FLEN)
NAN_BOXED(49509,16,FLEN)
NAN_BOXED(31501,16,FLEN)
NAN_BOXED(30009,16,FLEN)
NAN_BOXED(49509,16,FLEN)
NAN_BOXED(31501,16,FLEN)
NAN_BOXED(30009,16,FLEN)
NAN_BOXED(49509,16,FLEN)
NAN_BOXED(31501,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(47412,16,FLEN)
NAN_BOXED(30632,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(47412,16,FLEN)
NAN_BOXED(30632,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(47412,16,FLEN)
NAN_BOXED(30632,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(47412,16,FLEN)
NAN_BOXED(30632,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(47412,16,FLEN)
NAN_BOXED(30632,16,FLEN)
NAN_BOXED(30848,16,FLEN)
NAN_BOXED(48806,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(30848,16,FLEN)
NAN_BOXED(48806,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(30848,16,FLEN)
NAN_BOXED(48806,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(30848,16,FLEN)
NAN_BOXED(48806,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(30848,16,FLEN)
NAN_BOXED(48806,16,FLEN)
NAN_BOXED(31612,16,FLEN)
NAN_BOXED(31737,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(31602,16,FLEN)
NAN_BOXED(31737,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(31602,16,FLEN)
NAN_BOXED(31737,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(31602,16,FLEN)
NAN_BOXED(31737,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(31602,16,FLEN)
NAN_BOXED(31737,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(31602,16,FLEN)
NAN_BOXED(28734,16,FLEN)
NAN_BOXED(49389,16,FLEN)
NAN_BOXED(30010,16,FLEN)
NAN_BOXED(28734,16,FLEN)
NAN_BOXED(49389,16,FLEN)
NAN_BOXED(30010,16,FLEN)
NAN_BOXED(28734,16,FLEN)
NAN_BOXED(49389,16,FLEN)
NAN_BOXED(30010,16,FLEN)
NAN_BOXED(28734,16,FLEN)
NAN_BOXED(49389,16,FLEN)
NAN_BOXED(30010,16,FLEN)
NAN_BOXED(28734,16,FLEN)
NAN_BOXED(49389,16,FLEN)
NAN_BOXED(30010,16,FLEN)
NAN_BOXED(30341,16,FLEN)
NAN_BOXED(46753,16,FLEN)
NAN_BOXED(29031,16,FLEN)
NAN_BOXED(30341,16,FLEN)
NAN_BOXED(46753,16,FLEN)
NAN_BOXED(29031,16,FLEN)
NAN_BOXED(30341,16,FLEN)
NAN_BOXED(46753,16,FLEN)
NAN_BOXED(29031,16,FLEN)
NAN_BOXED(30341,16,FLEN)
NAN_BOXED(46753,16,FLEN)
NAN_BOXED(29031,16,FLEN)
NAN_BOXED(30341,16,FLEN)
NAN_BOXED(46753,16,FLEN)
NAN_BOXED(29031,16,FLEN)
NAN_BOXED(31255,16,FLEN)
NAN_BOXED(44316,16,FLEN)
NAN_BOXED(27593,16,FLEN)
NAN_BOXED(31255,16,FLEN)
NAN_BOXED(44316,16,FLEN)
NAN_BOXED(27593,16,FLEN)
NAN_BOXED(31255,16,FLEN)
NAN_BOXED(44316,16,FLEN)
NAN_BOXED(27593,16,FLEN)
NAN_BOXED(31255,16,FLEN)
NAN_BOXED(44316,16,FLEN)
NAN_BOXED(27593,16,FLEN)
NAN_BOXED(31255,16,FLEN)
NAN_BOXED(44316,16,FLEN)
NAN_BOXED(27593,16,FLEN)
NAN_BOXED(31512,16,FLEN)
NAN_BOXED(47431,16,FLEN)
NAN_BOXED(30894,16,FLEN)
NAN_BOXED(31512,16,FLEN)
NAN_BOXED(47431,16,FLEN)
NAN_BOXED(30894,16,FLEN)
NAN_BOXED(31512,16,FLEN)
NAN_BOXED(47431,16,FLEN)
NAN_BOXED(30894,16,FLEN)
NAN_BOXED(31512,16,FLEN)
NAN_BOXED(47431,16,FLEN)
NAN_BOXED(30894,16,FLEN)
NAN_BOXED(31512,16,FLEN)
NAN_BOXED(47431,16,FLEN)
NAN_BOXED(30894,16,FLEN)
NAN_BOXED(30952,16,FLEN)
NAN_BOXED(47464,16,FLEN)
NAN_BOXED(30370,16,FLEN)
NAN_BOXED(30952,16,FLEN)
NAN_BOXED(47464,16,FLEN)
NAN_BOXED(30370,16,FLEN)
NAN_BOXED(30952,16,FLEN)
NAN_BOXED(47464,16,FLEN)
NAN_BOXED(30370,16,FLEN)
NAN_BOXED(30952,16,FLEN)
NAN_BOXED(47464,16,FLEN)
NAN_BOXED(30370,16,FLEN)
NAN_BOXED(30952,16,FLEN)
NAN_BOXED(47464,16,FLEN)
NAN_BOXED(30370,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(47344,16,FLEN)
NAN_BOXED(30879,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(47344,16,FLEN)
NAN_BOXED(30879,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(47344,16,FLEN)
NAN_BOXED(30879,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(47344,16,FLEN)
NAN_BOXED(30879,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(47344,16,FLEN)
NAN_BOXED(30879,16,FLEN)
NAN_BOXED(31531,16,FLEN)
NAN_BOXED(48157,16,FLEN)
NAN_BOXED(31584,16,FLEN)
NAN_BOXED(31531,16,FLEN)
NAN_BOXED(48157,16,FLEN)
NAN_BOXED(31584,16,FLEN)
NAN_BOXED(31531,16,FLEN)
NAN_BOXED(48157,16,FLEN)
NAN_BOXED(31584,16,FLEN)
NAN_BOXED(31531,16,FLEN)
NAN_BOXED(48157,16,FLEN)
NAN_BOXED(31584,16,FLEN)
NAN_BOXED(31531,16,FLEN)
NAN_BOXED(48157,16,FLEN)
NAN_BOXED(31584,16,FLEN)
NAN_BOXED(31112,16,FLEN)
NAN_BOXED(48558,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(31112,16,FLEN)
NAN_BOXED(48558,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(31112,16,FLEN)
NAN_BOXED(48558,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(31112,16,FLEN)
NAN_BOXED(48558,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(31112,16,FLEN)
NAN_BOXED(48558,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(30676,16,FLEN)
NAN_BOXED(47613,16,FLEN)
NAN_BOXED(30172,16,FLEN)
NAN_BOXED(30676,16,FLEN)
NAN_BOXED(47613,16,FLEN)
NAN_BOXED(30172,16,FLEN)
NAN_BOXED(30676,16,FLEN)
NAN_BOXED(47613,16,FLEN)
NAN_BOXED(30172,16,FLEN)
NAN_BOXED(30676,16,FLEN)
NAN_BOXED(47613,16,FLEN)
NAN_BOXED(30172,16,FLEN)
NAN_BOXED(30676,16,FLEN)
NAN_BOXED(47613,16,FLEN)
NAN_BOXED(30172,16,FLEN)
NAN_BOXED(31423,16,FLEN)
NAN_BOXED(47361,16,FLEN)
NAN_BOXED(30776,16,FLEN)
NAN_BOXED(31423,16,FLEN)
NAN_BOXED(47361,16,FLEN)
NAN_BOXED(30776,16,FLEN)
NAN_BOXED(31423,16,FLEN)
NAN_BOXED(47361,16,FLEN)
NAN_BOXED(30776,16,FLEN)
NAN_BOXED(31423,16,FLEN)
NAN_BOXED(47361,16,FLEN)
NAN_BOXED(30776,16,FLEN)
NAN_BOXED(31423,16,FLEN)
NAN_BOXED(47361,16,FLEN)
NAN_BOXED(30776,16,FLEN)
NAN_BOXED(29936,16,FLEN)
NAN_BOXED(49255,16,FLEN)
NAN_BOXED(31088,16,FLEN)
NAN_BOXED(29936,16,FLEN)
NAN_BOXED(49255,16,FLEN)
NAN_BOXED(31088,16,FLEN)
NAN_BOXED(29936,16,FLEN)
NAN_BOXED(49255,16,FLEN)
NAN_BOXED(31088,16,FLEN)
NAN_BOXED(29936,16,FLEN)
NAN_BOXED(49255,16,FLEN)
NAN_BOXED(31088,16,FLEN)
NAN_BOXED(29936,16,FLEN)
NAN_BOXED(49255,16,FLEN)
NAN_BOXED(31088,16,FLEN)
NAN_BOXED(30620,16,FLEN)
NAN_BOXED(46156,16,FLEN)
NAN_BOXED(28695,16,FLEN)
NAN_BOXED(30620,16,FLEN)
NAN_BOXED(46156,16,FLEN)
NAN_BOXED(28695,16,FLEN)
NAN_BOXED(30620,16,FLEN)
NAN_BOXED(46156,16,FLEN)
NAN_BOXED(28695,16,FLEN)
NAN_BOXED(30620,16,FLEN)
NAN_BOXED(46156,16,FLEN)
NAN_BOXED(28695,16,FLEN)
NAN_BOXED(30620,16,FLEN)
NAN_BOXED(46156,16,FLEN)
NAN_BOXED(28695,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(47302,16,FLEN)
NAN_BOXED(30718,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(47302,16,FLEN)
NAN_BOXED(30718,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(47302,16,FLEN)
NAN_BOXED(30718,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(47302,16,FLEN)
NAN_BOXED(30718,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(47302,16,FLEN)
NAN_BOXED(30718,16,FLEN)
NAN_BOXED(31684,16,FLEN)
NAN_BOXED(47204,16,FLEN)
NAN_BOXED(30788,16,FLEN)
NAN_BOXED(31684,16,FLEN)
NAN_BOXED(47204,16,FLEN)
NAN_BOXED(30788,16,FLEN)
NAN_BOXED(31684,16,FLEN)
NAN_BOXED(47204,16,FLEN)
NAN_BOXED(30788,16,FLEN)
NAN_BOXED(31684,16,FLEN)
NAN_BOXED(47204,16,FLEN)
NAN_BOXED(30788,16,FLEN)
NAN_BOXED(31684,16,FLEN)
NAN_BOXED(47204,16,FLEN)
NAN_BOXED(30788,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(46320,16,FLEN)
NAN_BOXED(29855,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(46320,16,FLEN)
NAN_BOXED(29855,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(46320,16,FLEN)
NAN_BOXED(29855,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(46320,16,FLEN)
NAN_BOXED(29855,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(46320,16,FLEN)
NAN_BOXED(29855,16,FLEN)
NAN_BOXED(29428,16,FLEN)
NAN_BOXED(49367,16,FLEN)
NAN_BOXED(30773,16,FLEN)
NAN_BOXED(29428,16,FLEN)
NAN_BOXED(49367,16,FLEN)
NAN_BOXED(30773,16,FLEN)
NAN_BOXED(29428,16,FLEN)
NAN_BOXED(49367,16,FLEN)
NAN_BOXED(30773,16,FLEN)
NAN_BOXED(29428,16,FLEN)
NAN_BOXED(49367,16,FLEN)
NAN_BOXED(30773,16,FLEN)
NAN_BOXED(29428,16,FLEN)
NAN_BOXED(49367,16,FLEN)
NAN_BOXED(30773,16,FLEN)
NAN_BOXED(31265,16,FLEN)
NAN_BOXED(48205,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(31265,16,FLEN)
NAN_BOXED(48205,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(31265,16,FLEN)
NAN_BOXED(48205,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(31265,16,FLEN)
NAN_BOXED(48205,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(31265,16,FLEN)
NAN_BOXED(48205,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(31021,16,FLEN)
NAN_BOXED(45604,16,FLEN)
NAN_BOXED(28659,16,FLEN)
NAN_BOXED(31021,16,FLEN)
NAN_BOXED(45604,16,FLEN)
NAN_BOXED(28659,16,FLEN)
NAN_BOXED(31021,16,FLEN)
NAN_BOXED(45604,16,FLEN)
NAN_BOXED(28659,16,FLEN)
NAN_BOXED(31021,16,FLEN)
NAN_BOXED(45604,16,FLEN)
NAN_BOXED(28659,16,FLEN)
NAN_BOXED(31021,16,FLEN)
NAN_BOXED(45604,16,FLEN)
NAN_BOXED(28659,16,FLEN)
NAN_BOXED(30285,16,FLEN)
NAN_BOXED(44461,16,FLEN)
NAN_BOXED(26745,16,FLEN)
NAN_BOXED(30285,16,FLEN)
NAN_BOXED(44461,16,FLEN)
NAN_BOXED(26745,16,FLEN)
NAN_BOXED(30285,16,FLEN)
NAN_BOXED(44461,16,FLEN)
NAN_BOXED(26745,16,FLEN)
NAN_BOXED(30285,16,FLEN)
NAN_BOXED(44461,16,FLEN)
NAN_BOXED(26745,16,FLEN)
NAN_BOXED(30285,16,FLEN)
NAN_BOXED(44461,16,FLEN)
NAN_BOXED(26745,16,FLEN)
NAN_BOXED(30192,16,FLEN)
NAN_BOXED(49430,16,FLEN)
NAN_BOXED(31629,16,FLEN)
NAN_BOXED(30192,16,FLEN)
NAN_BOXED(49430,16,FLEN)
NAN_BOXED(31629,16,FLEN)
NAN_BOXED(30192,16,FLEN)
NAN_BOXED(49430,16,FLEN)
NAN_BOXED(31629,16,FLEN)
NAN_BOXED(30192,16,FLEN)
NAN_BOXED(49430,16,FLEN)
NAN_BOXED(31629,16,FLEN)
NAN_BOXED(30192,16,FLEN)
NAN_BOXED(49430,16,FLEN)
NAN_BOXED(31629,16,FLEN)
NAN_BOXED(30092,16,FLEN)
NAN_BOXED(49159,16,FLEN)
NAN_BOXED(31126,16,FLEN)
NAN_BOXED(30092,16,FLEN)
NAN_BOXED(49159,16,FLEN)
NAN_BOXED(31126,16,FLEN)
NAN_BOXED(30092,16,FLEN)
NAN_BOXED(49159,16,FLEN)
NAN_BOXED(31126,16,FLEN)
NAN_BOXED(30092,16,FLEN)
NAN_BOXED(49159,16,FLEN)
NAN_BOXED(31126,16,FLEN)
NAN_BOXED(30092,16,FLEN)
NAN_BOXED(49159,16,FLEN)
NAN_BOXED(31126,16,FLEN)
NAN_BOXED(30968,16,FLEN)
NAN_BOXED(45920,16,FLEN)
NAN_BOXED(28820,16,FLEN)
NAN_BOXED(30968,16,FLEN)
NAN_BOXED(45920,16,FLEN)
NAN_BOXED(28820,16,FLEN)
NAN_BOXED(30968,16,FLEN)
NAN_BOXED(45920,16,FLEN)
NAN_BOXED(28820,16,FLEN)
NAN_BOXED(30968,16,FLEN)
NAN_BOXED(45920,16,FLEN)
NAN_BOXED(28820,16,FLEN)
NAN_BOXED(30968,16,FLEN)
NAN_BOXED(45920,16,FLEN)
NAN_BOXED(28820,16,FLEN)
NAN_BOXED(31105,16,FLEN)
NAN_BOXED(44905,16,FLEN)
NAN_BOXED(27929,16,FLEN)
NAN_BOXED(31105,16,FLEN)
NAN_BOXED(44905,16,FLEN)
NAN_BOXED(27929,16,FLEN)
NAN_BOXED(31105,16,FLEN)
NAN_BOXED(44905,16,FLEN)
NAN_BOXED(27929,16,FLEN)
NAN_BOXED(31105,16,FLEN)
NAN_BOXED(44905,16,FLEN)
NAN_BOXED(27929,16,FLEN)
NAN_BOXED(31105,16,FLEN)
NAN_BOXED(44905,16,FLEN)
NAN_BOXED(27929,16,FLEN)
NAN_BOXED(29160,16,FLEN)
NAN_BOXED(49735,16,FLEN)
NAN_BOXED(30883,16,FLEN)
NAN_BOXED(29160,16,FLEN)
NAN_BOXED(49735,16,FLEN)
NAN_BOXED(30883,16,FLEN)
NAN_BOXED(29160,16,FLEN)
NAN_BOXED(49735,16,FLEN)
NAN_BOXED(30883,16,FLEN)
NAN_BOXED(29160,16,FLEN)
NAN_BOXED(49735,16,FLEN)
NAN_BOXED(30883,16,FLEN)
NAN_BOXED(29160,16,FLEN)
NAN_BOXED(49735,16,FLEN)
NAN_BOXED(30883,16,FLEN)
NAN_BOXED(28691,16,FLEN)
NAN_BOXED(51089,16,FLEN)
NAN_BOXED(31670,16,FLEN)
NAN_BOXED(28691,16,FLEN)
NAN_BOXED(51089,16,FLEN)
NAN_BOXED(31670,16,FLEN)
NAN_BOXED(28691,16,FLEN)
NAN_BOXED(51089,16,FLEN)
NAN_BOXED(31670,16,FLEN)
NAN_BOXED(28691,16,FLEN)
NAN_BOXED(51089,16,FLEN)
NAN_BOXED(31670,16,FLEN)
NAN_BOXED(28691,16,FLEN)
NAN_BOXED(51089,16,FLEN)
NAN_BOXED(31670,16,FLEN)
NAN_BOXED(30414,16,FLEN)
NAN_BOXED(48620,16,FLEN)
NAN_BOXED(30986,16,FLEN)
NAN_BOXED(30414,16,FLEN)
NAN_BOXED(48620,16,FLEN)
NAN_BOXED(30986,16,FLEN)
NAN_BOXED(30414,16,FLEN)
NAN_BOXED(48620,16,FLEN)
NAN_BOXED(30986,16,FLEN)
NAN_BOXED(30414,16,FLEN)
NAN_BOXED(48620,16,FLEN)
NAN_BOXED(30986,16,FLEN)
NAN_BOXED(30414,16,FLEN)
NAN_BOXED(48620,16,FLEN)
NAN_BOXED(30986,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(44842,16,FLEN)
NAN_BOXED(28393,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(44842,16,FLEN)
NAN_BOXED(28393,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(44842,16,FLEN)
NAN_BOXED(28393,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(44842,16,FLEN)
NAN_BOXED(28393,16,FLEN)
NAN_BOXED(31671,16,FLEN)
NAN_BOXED(44842,16,FLEN)
NAN_BOXED(28393,16,FLEN)
NAN_BOXED(31741,16,FLEN)
NAN_BOXED(43283,16,FLEN)
NAN_BOXED(26897,16,FLEN)
NAN_BOXED(31741,16,FLEN)
NAN_BOXED(43283,16,FLEN)
NAN_BOXED(26897,16,FLEN)
NAN_BOXED(31741,16,FLEN)
NAN_BOXED(43283,16,FLEN)
NAN_BOXED(26897,16,FLEN)
NAN_BOXED(31741,16,FLEN)
NAN_BOXED(43283,16,FLEN)
NAN_BOXED(26897,16,FLEN)
NAN_BOXED(31741,16,FLEN)
NAN_BOXED(43283,16,FLEN)
NAN_BOXED(26897,16,FLEN)
NAN_BOXED(30926,16,FLEN)
NAN_BOXED(48221,16,FLEN)
NAN_BOXED(31038,16,FLEN)
NAN_BOXED(30926,16,FLEN)
NAN_BOXED(48221,16,FLEN)
NAN_BOXED(31038,16,FLEN)
NAN_BOXED(30926,16,FLEN)
NAN_BOXED(48221,16,FLEN)
NAN_BOXED(31038,16,FLEN)
NAN_BOXED(30926,16,FLEN)
NAN_BOXED(48221,16,FLEN)
NAN_BOXED(31038,16,FLEN)
NAN_BOXED(30926,16,FLEN)
NAN_BOXED(48221,16,FLEN)
NAN_BOXED(31038,16,FLEN)
NAN_BOXED(31714,16,FLEN)
NAN_BOXED(46544,16,FLEN)
NAN_BOXED(30138,16,FLEN)
NAN_BOXED(31714,16,FLEN)
NAN_BOXED(46544,16,FLEN)
NAN_BOXED(30138,16,FLEN)
NAN_BOXED(31714,16,FLEN)
NAN_BOXED(46544,16,FLEN)
NAN_BOXED(30138,16,FLEN)
NAN_BOXED(31714,16,FLEN)
NAN_BOXED(46544,16,FLEN)
NAN_BOXED(30138,16,FLEN)
NAN_BOXED(31714,16,FLEN)
NAN_BOXED(46544,16,FLEN)
NAN_BOXED(30138,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(47488,16,FLEN)
NAN_BOXED(31026,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(47488,16,FLEN)
NAN_BOXED(31026,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(47488,16,FLEN)
NAN_BOXED(31026,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(47488,16,FLEN)
NAN_BOXED(31026,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(47488,16,FLEN)
NAN_BOXED(31026,16,FLEN)
NAN_BOXED(30623,16,FLEN)
NAN_BOXED(46523,16,FLEN)
NAN_BOXED(29037,16,FLEN)
NAN_BOXED(30623,16,FLEN)
NAN_BOXED(46523,16,FLEN)
NAN_BOXED(29037,16,FLEN)
NAN_BOXED(30623,16,FLEN)
NAN_BOXED(46523,16,FLEN)
NAN_BOXED(29037,16,FLEN)
NAN_BOXED(30623,16,FLEN)
NAN_BOXED(46523,16,FLEN)
NAN_BOXED(29037,16,FLEN)
NAN_BOXED(30623,16,FLEN)
NAN_BOXED(46523,16,FLEN)
NAN_BOXED(29037,16,FLEN)
NAN_BOXED(29578,16,FLEN)
NAN_BOXED(48694,16,FLEN)
NAN_BOXED(30167,16,FLEN)
NAN_BOXED(29578,16,FLEN)
NAN_BOXED(48694,16,FLEN)
NAN_BOXED(30167,16,FLEN)
NAN_BOXED(29578,16,FLEN)
NAN_BOXED(48694,16,FLEN)
NAN_BOXED(30167,16,FLEN)
NAN_BOXED(29578,16,FLEN)
NAN_BOXED(48694,16,FLEN)
NAN_BOXED(30167,16,FLEN)
NAN_BOXED(29578,16,FLEN)
NAN_BOXED(48694,16,FLEN)
NAN_BOXED(30167,16,FLEN)
NAN_BOXED(30089,16,FLEN)
NAN_BOXED(48206,16,FLEN)
NAN_BOXED(30193,16,FLEN)
NAN_BOXED(30089,16,FLEN)
NAN_BOXED(48206,16,FLEN)
NAN_BOXED(30193,16,FLEN)
NAN_BOXED(30089,16,FLEN)
NAN_BOXED(48206,16,FLEN)
NAN_BOXED(30193,16,FLEN)
NAN_BOXED(30089,16,FLEN)
NAN_BOXED(48206,16,FLEN)
NAN_BOXED(30193,16,FLEN)
NAN_BOXED(30089,16,FLEN)
NAN_BOXED(48206,16,FLEN)
NAN_BOXED(30193,16,FLEN)
NAN_BOXED(31350,16,FLEN)
NAN_BOXED(46961,16,FLEN)
NAN_BOXED(30206,16,FLEN)
NAN_BOXED(31350,16,FLEN)
NAN_BOXED(46961,16,FLEN)
NAN_BOXED(30206,16,FLEN)
NAN_BOXED(31350,16,FLEN)
NAN_BOXED(46961,16,FLEN)
NAN_BOXED(30206,16,FLEN)
NAN_BOXED(31350,16,FLEN)
NAN_BOXED(46961,16,FLEN)
NAN_BOXED(30206,16,FLEN)
NAN_BOXED(31350,16,FLEN)
NAN_BOXED(46961,16,FLEN)
NAN_BOXED(30206,16,FLEN)
NAN_BOXED(30982,16,FLEN)
NAN_BOXED(44039,16,FLEN)
NAN_BOXED(26864,16,FLEN)
NAN_BOXED(30982,16,FLEN)
NAN_BOXED(44039,16,FLEN)
NAN_BOXED(26864,16,FLEN)
NAN_BOXED(30982,16,FLEN)
NAN_BOXED(44039,16,FLEN)
NAN_BOXED(26864,16,FLEN)
NAN_BOXED(30982,16,FLEN)
NAN_BOXED(44039,16,FLEN)
NAN_BOXED(26864,16,FLEN)
NAN_BOXED(30982,16,FLEN)
NAN_BOXED(44039,16,FLEN)
NAN_BOXED(26864,16,FLEN)
NAN_BOXED(28800,16,FLEN)
NAN_BOXED(50445,16,FLEN)
NAN_BOXED(31149,16,FLEN)
NAN_BOXED(28800,16,FLEN)
NAN_BOXED(50445,16,FLEN)
NAN_BOXED(31149,16,FLEN)
NAN_BOXED(28800,16,FLEN)
NAN_BOXED(50445,16,FLEN)
NAN_BOXED(31149,16,FLEN)
NAN_BOXED(28800,16,FLEN)
NAN_BOXED(50445,16,FLEN)
NAN_BOXED(31149,16,FLEN)
NAN_BOXED(28800,16,FLEN)
NAN_BOXED(50445,16,FLEN)
NAN_BOXED(31149,16,FLEN)
NAN_BOXED(31519,16,FLEN)
NAN_BOXED(46491,16,FLEN)
NAN_BOXED(29953,16,FLEN)
NAN_BOXED(31519,16,FLEN)
NAN_BOXED(46491,16,FLEN)
NAN_BOXED(29953,16,FLEN)
NAN_BOXED(31519,16,FLEN)
NAN_BOXED(46491,16,FLEN)
NAN_BOXED(29953,16,FLEN)
NAN_BOXED(31519,16,FLEN)
NAN_BOXED(46491,16,FLEN)
NAN_BOXED(29953,16,FLEN)
NAN_BOXED(31519,16,FLEN)
NAN_BOXED(46491,16,FLEN)
NAN_BOXED(29953,16,FLEN)
NAN_BOXED(26663,16,FLEN)
NAN_BOXED(50978,16,FLEN)
NAN_BOXED(29552,16,FLEN)
NAN_BOXED(26663,16,FLEN)
NAN_BOXED(50978,16,FLEN)
NAN_BOXED(29552,16,FLEN)
NAN_BOXED(26663,16,FLEN)
NAN_BOXED(50978,16,FLEN)
NAN_BOXED(29552,16,FLEN)
NAN_BOXED(26663,16,FLEN)
NAN_BOXED(50978,16,FLEN)
NAN_BOXED(29552,16,FLEN)
NAN_BOXED(26663,16,FLEN)
NAN_BOXED(50978,16,FLEN)
NAN_BOXED(29552,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(48142,16,FLEN)
NAN_BOXED(30172,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(48142,16,FLEN)
NAN_BOXED(30172,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(48142,16,FLEN)
NAN_BOXED(30172,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(48142,16,FLEN)
NAN_BOXED(30172,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(48142,16,FLEN)
NAN_BOXED(30172,16,FLEN)
NAN_BOXED(30845,16,FLEN)
NAN_BOXED(47176,16,FLEN)
NAN_BOXED(29907,16,FLEN)
NAN_BOXED(30845,16,FLEN)
NAN_BOXED(47176,16,FLEN)
NAN_BOXED(29907,16,FLEN)
NAN_BOXED(30845,16,FLEN)
NAN_BOXED(47176,16,FLEN)
NAN_BOXED(29907,16,FLEN)
NAN_BOXED(30845,16,FLEN)
NAN_BOXED(47176,16,FLEN)
NAN_BOXED(29907,16,FLEN)
NAN_BOXED(30845,16,FLEN)
NAN_BOXED(47176,16,FLEN)
NAN_BOXED(29907,16,FLEN)
NAN_BOXED(31020,16,FLEN)
NAN_BOXED(48346,16,FLEN)
NAN_BOXED(31304,16,FLEN)
NAN_BOXED(31020,16,FLEN)
NAN_BOXED(48346,16,FLEN)
NAN_BOXED(31304,16,FLEN)
NAN_BOXED(31020,16,FLEN)
NAN_BOXED(48346,16,FLEN)
NAN_BOXED(31304,16,FLEN)
NAN_BOXED(31020,16,FLEN)
NAN_BOXED(48346,16,FLEN)
NAN_BOXED(31304,16,FLEN)
NAN_BOXED(31020,16,FLEN)
NAN_BOXED(48346,16,FLEN)
NAN_BOXED(31304,16,FLEN)
NAN_BOXED(31299,16,FLEN)
NAN_BOXED(48016,16,FLEN)
NAN_BOXED(31213,16,FLEN)
NAN_BOXED(31299,16,FLEN)
NAN_BOXED(48016,16,FLEN)
NAN_BOXED(31213,16,FLEN)
NAN_BOXED(31299,16,FLEN)
NAN_BOXED(48016,16,FLEN)
NAN_BOXED(31213,16,FLEN)
NAN_BOXED(31299,16,FLEN)
NAN_BOXED(48016,16,FLEN)
NAN_BOXED(31213,16,FLEN)
NAN_BOXED(31299,16,FLEN)
NAN_BOXED(48016,16,FLEN)
NAN_BOXED(31213,16,FLEN)
NAN_BOXED(30891,16,FLEN)
NAN_BOXED(46878,16,FLEN)
NAN_BOXED(29739,16,FLEN)
NAN_BOXED(30891,16,FLEN)
NAN_BOXED(46878,16,FLEN)
NAN_BOXED(29739,16,FLEN)
NAN_BOXED(30891,16,FLEN)
NAN_BOXED(46878,16,FLEN)
NAN_BOXED(29739,16,FLEN)
NAN_BOXED(30891,16,FLEN)
NAN_BOXED(46878,16,FLEN)
NAN_BOXED(29739,16,FLEN)
NAN_BOXED(30891,16,FLEN)
NAN_BOXED(46878,16,FLEN)
NAN_BOXED(29739,16,FLEN)
NAN_BOXED(31418,16,FLEN)
NAN_BOXED(46460,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(31418,16,FLEN)
NAN_BOXED(46460,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(31418,16,FLEN)
NAN_BOXED(46460,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(31418,16,FLEN)
NAN_BOXED(46460,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(31418,16,FLEN)
NAN_BOXED(46460,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(31456,16,FLEN)
NAN_BOXED(47142,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(31456,16,FLEN)
NAN_BOXED(47142,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(31456,16,FLEN)
NAN_BOXED(47142,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(31456,16,FLEN)
NAN_BOXED(47142,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(31456,16,FLEN)
NAN_BOXED(47142,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(47701,16,FLEN)
NAN_BOXED(30715,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(47701,16,FLEN)
NAN_BOXED(30715,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(47701,16,FLEN)
NAN_BOXED(30715,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(47701,16,FLEN)
NAN_BOXED(30715,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(47701,16,FLEN)
NAN_BOXED(30715,16,FLEN)
NAN_BOXED(31034,16,FLEN)
NAN_BOXED(47145,16,FLEN)
NAN_BOXED(30068,16,FLEN)
NAN_BOXED(31034,16,FLEN)
NAN_BOXED(47145,16,FLEN)
NAN_BOXED(30068,16,FLEN)
NAN_BOXED(31034,16,FLEN)
NAN_BOXED(47145,16,FLEN)
NAN_BOXED(30068,16,FLEN)
NAN_BOXED(31034,16,FLEN)
NAN_BOXED(47145,16,FLEN)
NAN_BOXED(30068,16,FLEN)
NAN_BOXED(31034,16,FLEN)
NAN_BOXED(47145,16,FLEN)
NAN_BOXED(30068,16,FLEN)
NAN_BOXED(30879,16,FLEN)
NAN_BOXED(48406,16,FLEN)
NAN_BOXED(31203,16,FLEN)
NAN_BOXED(30879,16,FLEN)
NAN_BOXED(48406,16,FLEN)
NAN_BOXED(31203,16,FLEN)
NAN_BOXED(30879,16,FLEN)
NAN_BOXED(48406,16,FLEN)
NAN_BOXED(31203,16,FLEN)
NAN_BOXED(30879,16,FLEN)
NAN_BOXED(48406,16,FLEN)
NAN_BOXED(31203,16,FLEN)
NAN_BOXED(30879,16,FLEN)
NAN_BOXED(48406,16,FLEN)
NAN_BOXED(31203,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(48802,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(48802,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(48802,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(48802,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(48802,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(30540,16,FLEN)
NAN_BOXED(48156,16,FLEN)
NAN_BOXED(30596,16,FLEN)
NAN_BOXED(30540,16,FLEN)
NAN_BOXED(48156,16,FLEN)
NAN_BOXED(30596,16,FLEN)
NAN_BOXED(30540,16,FLEN)
NAN_BOXED(48156,16,FLEN)
NAN_BOXED(30596,16,FLEN)
NAN_BOXED(30540,16,FLEN)
NAN_BOXED(48156,16,FLEN)
NAN_BOXED(30596,16,FLEN)
NAN_BOXED(30540,16,FLEN)
NAN_BOXED(48156,16,FLEN)
NAN_BOXED(30596,16,FLEN)
NAN_BOXED(30242,16,FLEN)
NAN_BOXED(48565,16,FLEN)
NAN_BOXED(30814,16,FLEN)
NAN_BOXED(30242,16,FLEN)
NAN_BOXED(48565,16,FLEN)
NAN_BOXED(30814,16,FLEN)
NAN_BOXED(30242,16,FLEN)
NAN_BOXED(48565,16,FLEN)
NAN_BOXED(30814,16,FLEN)
NAN_BOXED(30242,16,FLEN)
NAN_BOXED(48565,16,FLEN)
NAN_BOXED(30814,16,FLEN)
NAN_BOXED(30242,16,FLEN)
NAN_BOXED(48565,16,FLEN)
NAN_BOXED(30814,16,FLEN)
NAN_BOXED(31148,16,FLEN)
NAN_BOXED(46049,16,FLEN)
NAN_BOXED(29070,16,FLEN)
NAN_BOXED(31148,16,FLEN)
NAN_BOXED(46049,16,FLEN)
NAN_BOXED(29070,16,FLEN)
NAN_BOXED(31148,16,FLEN)
NAN_BOXED(46049,16,FLEN)
NAN_BOXED(29070,16,FLEN)
NAN_BOXED(31148,16,FLEN)
NAN_BOXED(46049,16,FLEN)
NAN_BOXED(29070,16,FLEN)
NAN_BOXED(31148,16,FLEN)
NAN_BOXED(46049,16,FLEN)
NAN_BOXED(29070,16,FLEN)
NAN_BOXED(28844,16,FLEN)
NAN_BOXED(50596,16,FLEN)
NAN_BOXED(31381,16,FLEN)
NAN_BOXED(28844,16,FLEN)
NAN_BOXED(50596,16,FLEN)
NAN_BOXED(31381,16,FLEN)
NAN_BOXED(28844,16,FLEN)
NAN_BOXED(50596,16,FLEN)
NAN_BOXED(31381,16,FLEN)
NAN_BOXED(28844,16,FLEN)
NAN_BOXED(50596,16,FLEN)
NAN_BOXED(31381,16,FLEN)
NAN_BOXED(28844,16,FLEN)
NAN_BOXED(50596,16,FLEN)
NAN_BOXED(31381,16,FLEN)
NAN_BOXED(28073,16,FLEN)
NAN_BOXED(51324,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(28073,16,FLEN)
NAN_BOXED(51324,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(28073,16,FLEN)
NAN_BOXED(51324,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(28073,16,FLEN)
NAN_BOXED(51324,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(28073,16,FLEN)
NAN_BOXED(51324,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(31249,16,FLEN)
NAN_BOXED(46235,16,FLEN)
NAN_BOXED(29430,16,FLEN)
NAN_BOXED(31249,16,FLEN)
NAN_BOXED(46235,16,FLEN)
NAN_BOXED(29430,16,FLEN)
NAN_BOXED(31249,16,FLEN)
NAN_BOXED(46235,16,FLEN)
NAN_BOXED(29430,16,FLEN)
NAN_BOXED(31249,16,FLEN)
NAN_BOXED(46235,16,FLEN)
NAN_BOXED(29430,16,FLEN)
NAN_BOXED(31249,16,FLEN)
NAN_BOXED(46235,16,FLEN)
NAN_BOXED(29430,16,FLEN)
NAN_BOXED(30997,16,FLEN)
NAN_BOXED(46694,16,FLEN)
NAN_BOXED(29709,16,FLEN)
NAN_BOXED(30997,16,FLEN)
NAN_BOXED(46694,16,FLEN)
NAN_BOXED(29709,16,FLEN)
NAN_BOXED(30997,16,FLEN)
NAN_BOXED(46694,16,FLEN)
NAN_BOXED(29709,16,FLEN)
NAN_BOXED(30997,16,FLEN)
NAN_BOXED(46694,16,FLEN)
NAN_BOXED(29709,16,FLEN)
NAN_BOXED(30997,16,FLEN)
NAN_BOXED(46694,16,FLEN)
NAN_BOXED(29709,16,FLEN)
NAN_BOXED(31500,16,FLEN)
NAN_BOXED(45874,16,FLEN)
NAN_BOXED(29263,16,FLEN)
NAN_BOXED(31500,16,FLEN)
NAN_BOXED(45874,16,FLEN)
NAN_BOXED(29263,16,FLEN)
NAN_BOXED(31500,16,FLEN)
NAN_BOXED(45874,16,FLEN)
NAN_BOXED(29263,16,FLEN)
NAN_BOXED(31500,16,FLEN)
NAN_BOXED(45874,16,FLEN)
NAN_BOXED(29263,16,FLEN)
NAN_BOXED(31500,16,FLEN)
NAN_BOXED(45874,16,FLEN)
NAN_BOXED(29263,16,FLEN)
NAN_BOXED(28518,16,FLEN)
NAN_BOXED(46352,16,FLEN)
NAN_BOXED(26798,16,FLEN)
NAN_BOXED(28518,16,FLEN)
NAN_BOXED(46352,16,FLEN)
NAN_BOXED(26798,16,FLEN)
NAN_BOXED(28518,16,FLEN)
NAN_BOXED(46352,16,FLEN)
NAN_BOXED(26798,16,FLEN)
NAN_BOXED(28518,16,FLEN)
NAN_BOXED(46352,16,FLEN)
NAN_BOXED(26798,16,FLEN)
NAN_BOXED(28518,16,FLEN)
NAN_BOXED(46352,16,FLEN)
NAN_BOXED(26798,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(46263,16,FLEN)
NAN_BOXED(29382,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(46263,16,FLEN)
NAN_BOXED(29382,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(46263,16,FLEN)
NAN_BOXED(29382,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(46263,16,FLEN)
NAN_BOXED(29382,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(46263,16,FLEN)
NAN_BOXED(29382,16,FLEN)
NAN_BOXED(29958,16,FLEN)
NAN_BOXED(49719,16,FLEN)
NAN_BOXED(31695,16,FLEN)
NAN_BOXED(29958,16,FLEN)
NAN_BOXED(49719,16,FLEN)
NAN_BOXED(31695,16,FLEN)
NAN_BOXED(29958,16,FLEN)
NAN_BOXED(49719,16,FLEN)
NAN_BOXED(31695,16,FLEN)
NAN_BOXED(29958,16,FLEN)
NAN_BOXED(49719,16,FLEN)
NAN_BOXED(31695,16,FLEN)
NAN_BOXED(29958,16,FLEN)
NAN_BOXED(49719,16,FLEN)
NAN_BOXED(31695,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(48130,16,FLEN)
NAN_BOXED(31205,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(48130,16,FLEN)
NAN_BOXED(31205,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(48130,16,FLEN)
NAN_BOXED(31205,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(48130,16,FLEN)
NAN_BOXED(31205,16,FLEN)
NAN_BOXED(31202,16,FLEN)
NAN_BOXED(48130,16,FLEN)
NAN_BOXED(31205,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(48243,16,FLEN)
NAN_BOXED(31007,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(48243,16,FLEN)
NAN_BOXED(31007,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(48243,16,FLEN)
NAN_BOXED(31007,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(48243,16,FLEN)
NAN_BOXED(31007,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(48243,16,FLEN)
NAN_BOXED(31007,16,FLEN)
NAN_BOXED(25000,16,FLEN)
NAN_BOXED(54423,16,FLEN)
NAN_BOXED(31359,16,FLEN)
NAN_BOXED(25000,16,FLEN)
NAN_BOXED(54423,16,FLEN)
NAN_BOXED(31359,16,FLEN)
NAN_BOXED(25000,16,FLEN)
NAN_BOXED(54423,16,FLEN)
NAN_BOXED(31359,16,FLEN)
NAN_BOXED(25000,16,FLEN)
NAN_BOXED(54423,16,FLEN)
NAN_BOXED(31359,16,FLEN)
NAN_BOXED(25000,16,FLEN)
NAN_BOXED(54423,16,FLEN)
NAN_BOXED(31359,16,FLEN)
NAN_BOXED(30019,16,FLEN)
NAN_BOXED(49457,16,FLEN)
NAN_BOXED(31445,16,FLEN)
NAN_BOXED(30019,16,FLEN)
NAN_BOXED(49457,16,FLEN)
NAN_BOXED(31445,16,FLEN)
NAN_BOXED(30019,16,FLEN)
NAN_BOXED(49457,16,FLEN)
NAN_BOXED(31445,16,FLEN)
NAN_BOXED(30019,16,FLEN)
NAN_BOXED(49457,16,FLEN)
NAN_BOXED(31445,16,FLEN)
NAN_BOXED(30019,16,FLEN)
NAN_BOXED(49457,16,FLEN)
NAN_BOXED(31445,16,FLEN)
NAN_BOXED(30369,16,FLEN)
NAN_BOXED(49253,16,FLEN)
NAN_BOXED(31561,16,FLEN)
NAN_BOXED(30369,16,FLEN)
NAN_BOXED(49253,16,FLEN)
NAN_BOXED(31561,16,FLEN)
NAN_BOXED(30369,16,FLEN)
NAN_BOXED(49253,16,FLEN)
NAN_BOXED(31561,16,FLEN)
NAN_BOXED(30369,16,FLEN)
NAN_BOXED(49253,16,FLEN)
NAN_BOXED(31561,16,FLEN)
NAN_BOXED(30369,16,FLEN)
NAN_BOXED(49253,16,FLEN)
NAN_BOXED(31561,16,FLEN)
NAN_BOXED(20406,16,FLEN)
NAN_BOXED(59408,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(20406,16,FLEN)
NAN_BOXED(59408,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(20406,16,FLEN)
NAN_BOXED(59408,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(20406,16,FLEN)
NAN_BOXED(59408,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(20406,16,FLEN)
NAN_BOXED(59408,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(28193,16,FLEN)
NAN_BOXED(50516,16,FLEN)
NAN_BOXED(30741,16,FLEN)
NAN_BOXED(28193,16,FLEN)
NAN_BOXED(50516,16,FLEN)
NAN_BOXED(30741,16,FLEN)
NAN_BOXED(28193,16,FLEN)
NAN_BOXED(50516,16,FLEN)
NAN_BOXED(30741,16,FLEN)
NAN_BOXED(28193,16,FLEN)
NAN_BOXED(50516,16,FLEN)
NAN_BOXED(30741,16,FLEN)
NAN_BOXED(28193,16,FLEN)
NAN_BOXED(50516,16,FLEN)
NAN_BOXED(30741,16,FLEN)
NAN_BOXED(30643,16,FLEN)
NAN_BOXED(49176,16,FLEN)
NAN_BOXED(31714,16,FLEN)
NAN_BOXED(30643,16,FLEN)
NAN_BOXED(49176,16,FLEN)
NAN_BOXED(31714,16,FLEN)
NAN_BOXED(30643,16,FLEN)
NAN_BOXED(49176,16,FLEN)
NAN_BOXED(31714,16,FLEN)
NAN_BOXED(30643,16,FLEN)
NAN_BOXED(49176,16,FLEN)
NAN_BOXED(31714,16,FLEN)
NAN_BOXED(30643,16,FLEN)
NAN_BOXED(49176,16,FLEN)
NAN_BOXED(31714,16,FLEN)
NAN_BOXED(31163,16,FLEN)
NAN_BOXED(48506,16,FLEN)
NAN_BOXED(31705,16,FLEN)
NAN_BOXED(31163,16,FLEN)
NAN_BOXED(48506,16,FLEN)
NAN_BOXED(31705,16,FLEN)
NAN_BOXED(31163,16,FLEN)
NAN_BOXED(48506,16,FLEN)
NAN_BOXED(31705,16,FLEN)
NAN_BOXED(31163,16,FLEN)
NAN_BOXED(48506,16,FLEN)
NAN_BOXED(31705,16,FLEN)
NAN_BOXED(31163,16,FLEN)
NAN_BOXED(48506,16,FLEN)
NAN_BOXED(31705,16,FLEN)
NAN_BOXED(31550,16,FLEN)
NAN_BOXED(46978,16,FLEN)
NAN_BOXED(30412,16,FLEN)
NAN_BOXED(31550,16,FLEN)
NAN_BOXED(46978,16,FLEN)
NAN_BOXED(30412,16,FLEN)
NAN_BOXED(31550,16,FLEN)
NAN_BOXED(46978,16,FLEN)
NAN_BOXED(30412,16,FLEN)
NAN_BOXED(31550,16,FLEN)
NAN_BOXED(46978,16,FLEN)
NAN_BOXED(30412,16,FLEN)
NAN_BOXED(31550,16,FLEN)
NAN_BOXED(46978,16,FLEN)
NAN_BOXED(30412,16,FLEN)
NAN_BOXED(28857,16,FLEN)
NAN_BOXED(48102,16,FLEN)
NAN_BOXED(28842,16,FLEN)
NAN_BOXED(28857,16,FLEN)
NAN_BOXED(48102,16,FLEN)
NAN_BOXED(28842,16,FLEN)
NAN_BOXED(28857,16,FLEN)
NAN_BOXED(48102,16,FLEN)
NAN_BOXED(28842,16,FLEN)
NAN_BOXED(28857,16,FLEN)
NAN_BOXED(48102,16,FLEN)
NAN_BOXED(28842,16,FLEN)
NAN_BOXED(28857,16,FLEN)
NAN_BOXED(48102,16,FLEN)
NAN_BOXED(28842,16,FLEN)
NAN_BOXED(31148,16,FLEN)
NAN_BOXED(48477,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(31148,16,FLEN)
NAN_BOXED(48477,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(31148,16,FLEN)
NAN_BOXED(48477,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(31148,16,FLEN)
NAN_BOXED(48477,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(31148,16,FLEN)
NAN_BOXED(48477,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(31057,16,FLEN)
NAN_BOXED(47146,16,FLEN)
NAN_BOXED(30089,16,FLEN)
NAN_BOXED(31057,16,FLEN)
NAN_BOXED(47146,16,FLEN)
NAN_BOXED(30089,16,FLEN)
NAN_BOXED(31057,16,FLEN)
NAN_BOXED(47146,16,FLEN)
NAN_BOXED(30089,16,FLEN)
NAN_BOXED(31057,16,FLEN)
NAN_BOXED(47146,16,FLEN)
NAN_BOXED(30089,16,FLEN)
NAN_BOXED(31057,16,FLEN)
NAN_BOXED(47146,16,FLEN)
NAN_BOXED(30089,16,FLEN)
NAN_BOXED(30918,16,FLEN)
NAN_BOXED(48230,16,FLEN)
NAN_BOXED(31040,16,FLEN)
NAN_BOXED(30918,16,FLEN)
NAN_BOXED(48230,16,FLEN)
NAN_BOXED(31040,16,FLEN)
NAN_BOXED(30918,16,FLEN)
NAN_BOXED(48230,16,FLEN)
NAN_BOXED(31040,16,FLEN)
NAN_BOXED(30918,16,FLEN)
NAN_BOXED(48230,16,FLEN)
NAN_BOXED(31040,16,FLEN)
NAN_BOXED(30918,16,FLEN)
NAN_BOXED(48230,16,FLEN)
NAN_BOXED(31040,16,FLEN)
NAN_BOXED(29707,16,FLEN)
NAN_BOXED(49532,16,FLEN)
NAN_BOXED(31116,16,FLEN)
NAN_BOXED(29707,16,FLEN)
NAN_BOXED(49532,16,FLEN)
NAN_BOXED(31116,16,FLEN)
NAN_BOXED(29707,16,FLEN)
NAN_BOXED(49532,16,FLEN)
NAN_BOXED(31116,16,FLEN)
NAN_BOXED(29707,16,FLEN)
NAN_BOXED(49532,16,FLEN)
NAN_BOXED(31116,16,FLEN)
NAN_BOXED(29707,16,FLEN)
NAN_BOXED(49532,16,FLEN)
NAN_BOXED(31116,16,FLEN)
NAN_BOXED(29278,16,FLEN)
NAN_BOXED(45174,16,FLEN)
NAN_BOXED(26395,16,FLEN)
NAN_BOXED(29278,16,FLEN)
NAN_BOXED(45174,16,FLEN)
NAN_BOXED(26395,16,FLEN)
NAN_BOXED(29278,16,FLEN)
NAN_BOXED(45174,16,FLEN)
NAN_BOXED(26395,16,FLEN)
NAN_BOXED(29278,16,FLEN)
NAN_BOXED(45174,16,FLEN)
NAN_BOXED(26395,16,FLEN)
NAN_BOXED(29278,16,FLEN)
NAN_BOXED(45174,16,FLEN)
NAN_BOXED(26395,16,FLEN)
NAN_BOXED(27676,16,FLEN)
NAN_BOXED(51096,16,FLEN)
NAN_BOXED(30670,16,FLEN)
NAN_BOXED(27676,16,FLEN)
NAN_BOXED(51096,16,FLEN)
NAN_BOXED(30670,16,FLEN)
NAN_BOXED(27676,16,FLEN)
NAN_BOXED(51096,16,FLEN)
NAN_BOXED(30670,16,FLEN)
NAN_BOXED(27676,16,FLEN)
NAN_BOXED(51096,16,FLEN)
NAN_BOXED(30670,16,FLEN)
NAN_BOXED(27676,16,FLEN)
NAN_BOXED(51096,16,FLEN)
NAN_BOXED(30670,16,FLEN)
NAN_BOXED(31120,16,FLEN)
NAN_BOXED(46383,16,FLEN)
NAN_BOXED(29494,16,FLEN)
NAN_BOXED(31120,16,FLEN)
NAN_BOXED(46383,16,FLEN)
NAN_BOXED(29494,16,FLEN)
NAN_BOXED(31120,16,FLEN)
NAN_BOXED(46383,16,FLEN)
NAN_BOXED(29494,16,FLEN)
NAN_BOXED(31120,16,FLEN)
NAN_BOXED(46383,16,FLEN)
NAN_BOXED(29494,16,FLEN)
NAN_BOXED(31120,16,FLEN)
NAN_BOXED(46383,16,FLEN)
NAN_BOXED(29494,16,FLEN)
NAN_BOXED(30296,16,FLEN)
NAN_BOXED(48892,16,FLEN)
NAN_BOXED(31114,16,FLEN)
NAN_BOXED(30296,16,FLEN)
NAN_BOXED(48892,16,FLEN)
NAN_BOXED(31114,16,FLEN)
NAN_BOXED(30296,16,FLEN)
NAN_BOXED(48892,16,FLEN)
NAN_BOXED(31114,16,FLEN)
NAN_BOXED(30296,16,FLEN)
NAN_BOXED(48892,16,FLEN)
NAN_BOXED(31114,16,FLEN)
NAN_BOXED(30296,16,FLEN)
NAN_BOXED(48892,16,FLEN)
NAN_BOXED(31114,16,FLEN)
NAN_BOXED(29749,16,FLEN)
NAN_BOXED(49136,16,FLEN)
NAN_BOXED(30765,16,FLEN)
NAN_BOXED(29749,16,FLEN)
NAN_BOXED(49136,16,FLEN)
NAN_BOXED(30765,16,FLEN)
NAN_BOXED(29749,16,FLEN)
NAN_BOXED(49136,16,FLEN)
NAN_BOXED(30765,16,FLEN)
NAN_BOXED(29749,16,FLEN)
NAN_BOXED(49136,16,FLEN)
NAN_BOXED(30765,16,FLEN)
NAN_BOXED(29749,16,FLEN)
NAN_BOXED(49136,16,FLEN)
NAN_BOXED(30765,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(47459,16,FLEN)
NAN_BOXED(30334,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(47459,16,FLEN)
NAN_BOXED(30334,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(47459,16,FLEN)
NAN_BOXED(30334,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(47459,16,FLEN)
NAN_BOXED(30334,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(47459,16,FLEN)
NAN_BOXED(30334,16,FLEN)
NAN_BOXED(29354,16,FLEN)
NAN_BOXED(49829,16,FLEN)
NAN_BOXED(31113,16,FLEN)
NAN_BOXED(29354,16,FLEN)
NAN_BOXED(49829,16,FLEN)
NAN_BOXED(31113,16,FLEN)
NAN_BOXED(29354,16,FLEN)
NAN_BOXED(49829,16,FLEN)
NAN_BOXED(31113,16,FLEN)
NAN_BOXED(29354,16,FLEN)
NAN_BOXED(49829,16,FLEN)
NAN_BOXED(31113,16,FLEN)
NAN_BOXED(29354,16,FLEN)
NAN_BOXED(49829,16,FLEN)
NAN_BOXED(31113,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(46160,16,FLEN)
NAN_BOXED(29195,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(46160,16,FLEN)
NAN_BOXED(29195,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(46160,16,FLEN)
NAN_BOXED(29195,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(46160,16,FLEN)
NAN_BOXED(29195,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(46160,16,FLEN)
NAN_BOXED(29195,16,FLEN)
NAN_BOXED(31348,16,FLEN)
NAN_BOXED(47742,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(31348,16,FLEN)
NAN_BOXED(47742,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(31348,16,FLEN)
NAN_BOXED(47742,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(31348,16,FLEN)
NAN_BOXED(47742,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(31348,16,FLEN)
NAN_BOXED(47742,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(31469,16,FLEN)
NAN_BOXED(47924,16,FLEN)
NAN_BOXED(31293,16,FLEN)
NAN_BOXED(31469,16,FLEN)
NAN_BOXED(47924,16,FLEN)
NAN_BOXED(31293,16,FLEN)
NAN_BOXED(31469,16,FLEN)
NAN_BOXED(47924,16,FLEN)
NAN_BOXED(31293,16,FLEN)
NAN_BOXED(31469,16,FLEN)
NAN_BOXED(47924,16,FLEN)
NAN_BOXED(31293,16,FLEN)
NAN_BOXED(31469,16,FLEN)
NAN_BOXED(47924,16,FLEN)
NAN_BOXED(31293,16,FLEN)
NAN_BOXED(29504,16,FLEN)
NAN_BOXED(50238,16,FLEN)
NAN_BOXED(31665,16,FLEN)
NAN_BOXED(29504,16,FLEN)
NAN_BOXED(50238,16,FLEN)
NAN_BOXED(31665,16,FLEN)
NAN_BOXED(29504,16,FLEN)
NAN_BOXED(50238,16,FLEN)
NAN_BOXED(31665,16,FLEN)
NAN_BOXED(28682,16,FLEN)
NAN_BOXED(50580,16,FLEN)
NAN_BOXED(31138,16,FLEN)
NAN_BOXED(28682,16,FLEN)
NAN_BOXED(50580,16,FLEN)
NAN_BOXED(31138,16,FLEN)
NAN_BOXED(28682,16,FLEN)
NAN_BOXED(50580,16,FLEN)
NAN_BOXED(31138,16,FLEN)
NAN_BOXED(28682,16,FLEN)
NAN_BOXED(50580,16,FLEN)
NAN_BOXED(31138,16,FLEN)
NAN_BOXED(28019,16,FLEN)
NAN_BOXED(49615,16,FLEN)
NAN_BOXED(29674,16,FLEN)
NAN_BOXED(28019,16,FLEN)
NAN_BOXED(49615,16,FLEN)
NAN_BOXED(29674,16,FLEN)
NAN_BOXED(31741,16,FLEN)
NAN_BOXED(45748,16,FLEN)
NAN_BOXED(29362,16,FLEN)
NAN_BOXED(30527,16,FLEN)
NAN_BOXED(48222,16,FLEN)
NAN_BOXED(30698,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 28*((SIGALIGN)/4),4,0xdeadbeef


signature_x3_0:
    .fill 32*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_10:
    .fill 154*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
