<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'dma_mm2reg/frame_trigger_V' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:59.267-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'dma_mm2reg/px_clk_V' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:59.173-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile1_5_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.937-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile1_4_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.921-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile1_3_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.906-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile1_2_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.890-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile1_1_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.874-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile1_0_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.874-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile0_5_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.859-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile0_4_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.843-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile0_3_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.829-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile0_2_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.829-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile0_1_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.811-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame1_tile0_0_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.811-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile1_5_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.796-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile1_4_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.796-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile1_3_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.780-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile1_2_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.765-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile1_1_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.765-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile1_0_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.749-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile0_5_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.749-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile0_4_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.733-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile0_3_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.733-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile0_2_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.728-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile0_1_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.717-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'in_frame0_tile0_0_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:58.702-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule bus request on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:143) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:57.900-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:167:9) in function 'dma_mm2reg' is an infinite loop." projectName="dma_mm2reg_passthrough" solutionName="dma_mm2reg_passthrough" date="2023-03-29T01:46:57.124-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
