

Implementation tool: Xilinx Vivado v.2024.2
Project:             FIR_Cascade_v2
Solution:            hls
Device target:       xck26-sfvc784-2LV-c
Report date:         Sun Nov 23 23:07:09 +0100 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           1449
FF:            1725
DSP:            110
BRAM:             0
URAM:             0
LATCH:            0
SRL:             96
CLB:            325

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.720
CP achieved post-implementation: 7.593
Timing met
