{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701270568926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701270568929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 16:09:28 2023 " "Processing started: Wed Nov 29 16:09:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701270568929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270568929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VoiceGame_VHDL -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off VoiceGame_VHDL -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270568929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701270569520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701270569520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/NIOSII_Test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOSII_Test/synthesis/NIOSII_Test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NIOSII_Test-rtl " "Found design unit 1: NIOSII_Test-rtl" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575605 ""} { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test " "Found entity 1: NIOSII_Test" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/niosii_test_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosii_test_rst_controller-rtl " "Found design unit 1: niosii_test_rst_controller-rtl" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575606 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosii_test_rst_controller " "Found entity 1: niosii_test_rst_controller" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosii_test_rst_controller_003-rtl " "Found design unit 1: niosii_test_rst_controller_003-rtl" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575606 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosii_test_rst_controller_003 " "Found entity 1: niosii_test_rst_controller_003" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/niosii_test_rst_controller_004.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOSII_Test/synthesis/niosii_test_rst_controller_004.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosii_test_rst_controller_004-rtl " "Found design unit 1: niosii_test_rst_controller_004-rtl" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_004.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_004.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575607 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosii_test_rst_controller_004 " "Found entity 1: niosii_test_rst_controller_004" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_004.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_004.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_avalon_st_adapter " "Found entity 1: NIOSII_Test_avalon_st_adapter" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_avalon_st_adapter_timing_adapter_0 " "Found entity 1: NIOSII_Test_avalon_st_adapter_timing_adapter_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_irq_mapper " "Found entity 1: NIOSII_Test_irq_mapper" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0 " "Found entity 1: NIOSII_Test_mm_interconnect_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOSII_Test_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "NIOSII_Test/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_mux_002 " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_mux_002" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575621 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_mux_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_mux " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_mux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_demux_005 " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_demux_005" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_demux_003 " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_demux_003" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_demux_002" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_demux " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_demux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_mux_005 " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_mux_005" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_mux_003 " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_mux_003" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_mux " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_mux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_demux_002 " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_demux_002" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_demux_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_demux " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_demux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575630 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575630 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575630 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575630 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "NIOSII_Test/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "NIOSII_Test/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "NIOSII_Test/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575637 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_008_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_008_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575638 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router_008 " "Found entity 2: NIOSII_Test_mm_interconnect_0_router_008" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_006_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_006_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575639 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router_006 " "Found entity 2: NIOSII_Test_mm_interconnect_0_router_006" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_003_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575640 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router_003 " "Found entity 2: NIOSII_Test_mm_interconnect_0_router_003" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_002_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575640 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router_002 " "Found entity 2: NIOSII_Test_mm_interconnect_0_router_002" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_001_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575641 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router_001 " "Found entity 2: NIOSII_Test_mm_interconnect_0_router_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701270575641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575642 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router " "Found entity 2: NIOSII_Test_mm_interconnect_0_router" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_video_vga_controller_0 " "Found entity 1: NIOSII_Test_video_vga_controller_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_video_vga_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_video_pll_0 " "Found entity 1: NIOSII_Test_video_pll_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_video_pll_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_sys_sdram_pll_0 " "Found entity 1: NIOSII_Test_sys_sdram_pll_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_onchip_memory2_0 " "Found entity 1: NIOSII_Test_onchip_memory2_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0 " "Found entity 1: NIOSII_Test_nios2_gen2_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270575649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270575649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_ic_data_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSII_Test_nios2_gen2_0_cpu_bht_module " "Found entity 3: NIOSII_Test_nios2_gen2_0_cpu_bht_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOSII_Test_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: NIOSII_Test_nios2_gen2_0_cpu_dc_data_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOSII_Test_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: NIOSII_Test_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOSII_Test_nios2_gen2_0_cpu " "Found entity 27: NIOSII_Test_nios2_gen2_0_cpu" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_mult_cell " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_mult_cell" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_test_bench" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_new_sdram_controller_0_input_efifo_module " "Found entity 1: NIOSII_Test_new_sdram_controller_0_input_efifo_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576146 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_new_sdram_controller_0 " "Found entity 2: NIOSII_Test_new_sdram_controller_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_jtag_uart_0_sim_scfifo_w " "Found entity 1: NIOSII_Test_jtag_uart_0_sim_scfifo_w" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576147 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_jtag_uart_0_scfifo_w " "Found entity 2: NIOSII_Test_jtag_uart_0_scfifo_w" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576147 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSII_Test_jtag_uart_0_sim_scfifo_r " "Found entity 3: NIOSII_Test_jtag_uart_0_sim_scfifo_r" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576147 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSII_Test_jtag_uart_0_scfifo_r " "Found entity 4: NIOSII_Test_jtag_uart_0_scfifo_r" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576147 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSII_Test_jtag_uart_0 " "Found entity 5: NIOSII_Test_jtag_uart_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_audio_pll_0 " "Found entity 1: NIOSII_Test_audio_pll_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_clock_edge.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576150 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "NIOSII_Test_audio_0 NIOSII_Test_audio_0.v(51) " "Verilog Module Declaration warning at NIOSII_Test_audio_0.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"NIOSII_Test_audio_0\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270576151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_audio_0 " "Found entity 1: NIOSII_Test_audio_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_alt_vip_cl_vfb_0 " "Found entity 1: NIOSII_Test_alt_vip_cl_vfb_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/common/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file NIOSII_Test/synthesis/submodules/common/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (NIOSII_Test) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (NIOSII_Test)" {  } { { "NIOSII_Test/synthesis/submodules/common/alt_vip_common_pkg.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/common/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_sync_ctrl " "Found entity 1: alt_vip_vfb_sync_ctrl" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_dc_mixed_widths_fifo " "Found entity 1: alt_vip_common_dc_mixed_widths_fifo" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo2 " "Found entity 1: alt_vip_common_fifo2" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_delay " "Found entity 1: alt_vip_common_delay" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_clock_crossing_bridge_grey " "Found entity 1: alt_vip_common_clock_crossing_bridge_grey" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_pack_proc " "Found entity 1: alt_vip_packet_transfer_pack_proc" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram " "Found entity 1: alt_vip_packet_transfer_twofold_ram" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram_reversed " "Found entity 1: alt_vip_packet_transfer_twofold_ram_reversed" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270576941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270576941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_read_proc " "Found entity 1: alt_vip_packet_transfer_read_proc" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270577068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270577068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_write_proc " "Found entity 1: alt_vip_packet_transfer_write_proc" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270577213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270577213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer " "Found entity 1: alt_vip_packet_transfer" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270577277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270577277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270577321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270577321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270577377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270577377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270577443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270577443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_message_pipeline_stage " "Found entity 1: alt_vip_common_message_pipeline_stage" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270577493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270577493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sop_align " "Found entity 1: alt_vip_common_sop_align" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270577548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270577548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270577613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270577613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_rd_ctrl " "Found entity 1: alt_vip_vfb_rd_ctrl" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270577686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270577686 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_Test_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at NIOSII_Test_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701270577738 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_Test_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at NIOSII_Test_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701270577738 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_Test_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at NIOSII_Test_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701270577738 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_Test_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at NIOSII_Test_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701270577739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOSII_Test " "Elaborating entity \"NIOSII_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701270577830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_alt_vip_cl_vfb_0 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0 " "Elaborating entity \"NIOSII_Test_alt_vip_cl_vfb_0\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "alt_vip_cl_vfb_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270577859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_rd_ctrl NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl " "Elaborating entity \"alt_vip_vfb_rd_ctrl\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" "rd_ctrl" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270577949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:sync_cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:sync_cmd_input\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "sync_cmd_input" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "sync_resp_encoder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "pt_cmd_encoder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "prioritze_bwdth.din_decoder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "dout_encoder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" "video_out" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "cmd_input" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:data_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:data_input\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "data_input" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_message_pipeline_stage NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage " "Elaborating entity \"alt_vip_common_message_pipeline_stage\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "din_pipe_stage" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "video_output" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd " "Elaborating entity \"alt_vip_packet_transfer\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" "pkt_trans_rd" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "cmd_input" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_read_proc NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance " "Elaborating entity \"alt_vip_packet_transfer_read_proc\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "READ_BLOCK.read_proc_instance" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_event_packet_encode:video_packet_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_event_packet_encode:video_packet_encoder\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "video_packet_encoder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270578997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_twofold_ram_reversed NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed " "Elaborating entity \"alt_vip_packet_transfer_twofold_ram_reversed\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "biram_reversed" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "ram_inst0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Elaborated megafunction instantiation \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Instantiated megafunction \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 00000000000000000000000001000000 " "Parameter \"numwords_a\" = \"00000000000000000000000001000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 00000000000000000000000010000000 " "Parameter \"numwords_b\" = \"00000000000000000000000010000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 00000000000000000000000000000110 " "Parameter \"widthad_a\" = \"00000000000000000000000000000110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579131 ""}  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270579131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_thk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_thk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_thk1 " "Found entity 1: altsyncram_thk1" {  } { { "db/altsyncram_thk1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_thk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_thk1 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\|altsyncram_thk1:auto_generated " "Elaborating entity \"altsyncram_thk1\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\|altsyncram_thk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|alt_vip_common_delay:start_seg_std_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|alt_vip_common_delay:start_seg_std_delay_line\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "start_seg_std_delay_line" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|alt_vip_common_delay:addr_byte_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|alt_vip_common_delay:addr_byte_delay_line\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "addr_byte_delay_line" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "control_signal_delay_line" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_cid_delay_line" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_did_delay_line" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_msg_queue" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 1 " "Parameter \"almost_full_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579501 ""}  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270579501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b671 " "Found entity 1: scfifo_b671" {  } { { "db/scfifo_b671.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_b671.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b671 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated " "Elaborating entity \"scfifo_b671\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tt01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tt01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tt01 " "Found entity 1: a_dpfifo_tt01" {  } { { "db/a_dpfifo_tt01.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_tt01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tt01 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo " "Elaborating entity \"a_dpfifo_tt01\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo\"" {  } { { "db/scfifo_b671.tdf" "dpfifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_b671.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_aaf " "Found entity 1: a_fefifo_aaf" {  } { { "db/a_fefifo_aaf.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_fefifo_aaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_aaf NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo\|a_fefifo_aaf:fifo_state " "Elaborating entity \"a_fefifo_aaf\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo\|a_fefifo_aaf:fifo_state\"" {  } { { "db/a_dpfifo_tt01.tdf" "fifo_state" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_tt01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_8o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_8o7:count_usedw " "Elaborating entity \"cntr_8o7\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_8o7:count_usedw\"" {  } { { "db/a_fefifo_aaf.tdf" "count_usedw" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_fefifo_aaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgm1 " "Found entity 1: altsyncram_cgm1" {  } { { "db/altsyncram_cgm1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_cgm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cgm1 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo\|altsyncram_cgm1:FIFOram " "Elaborating entity \"altsyncram_cgm1\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo\|altsyncram_cgm1:FIFOram\"" {  } { { "db/a_dpfifo_tt01.tdf" "FIFOram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_tt01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_snb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo\|cntr_snb:rd_ptr_count " "Elaborating entity \"cntr_snb\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo\|cntr_snb:rd_ptr_count\"" {  } { { "db/a_dpfifo_tt01.tdf" "rd_ptr_count" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_tt01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_queue" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 3 " "Parameter \"almost_full_value\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270579741 ""}  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270579741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5571 " "Found entity 1: scfifo_5571" {  } { { "db/scfifo_5571.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_5571.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5571 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated " "Elaborating entity \"scfifo_5571\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ls01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ls01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ls01 " "Found entity 1: a_dpfifo_ls01" {  } { { "db/a_dpfifo_ls01.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_ls01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ls01 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated\|a_dpfifo_ls01:dpfifo " "Elaborating entity \"a_dpfifo_ls01\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated\|a_dpfifo_ls01:dpfifo\"" {  } { { "db/scfifo_5571.tdf" "dpfifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_5571.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_daf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_daf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_daf " "Found entity 1: a_fefifo_daf" {  } { { "db/a_fefifo_daf.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_fefifo_daf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_daf NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated\|a_dpfifo_ls01:dpfifo\|a_fefifo_daf:fifo_state " "Elaborating entity \"a_fefifo_daf\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated\|a_dpfifo_ls01:dpfifo\|a_fefifo_daf:fifo_state\"" {  } { { "db/a_dpfifo_ls01.tdf" "fifo_state" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_ls01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9o7 " "Found entity 1: cntr_9o7" {  } { { "db/cntr_9o7.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_9o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9o7 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated\|a_dpfifo_ls01:dpfifo\|a_fefifo_daf:fifo_state\|cntr_9o7:count_usedw " "Elaborating entity \"cntr_9o7\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated\|a_dpfifo_ls01:dpfifo\|a_fefifo_daf:fifo_state\|cntr_9o7:count_usedw\"" {  } { { "db/a_fefifo_daf.tdf" "count_usedw" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_fefifo_daf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdm1 " "Found entity 1: altsyncram_sdm1" {  } { { "db/altsyncram_sdm1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_sdm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdm1 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated\|a_dpfifo_ls01:dpfifo\|altsyncram_sdm1:FIFOram " "Elaborating entity \"altsyncram_sdm1\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated\|a_dpfifo_ls01:dpfifo\|altsyncram_sdm1:FIFOram\"" {  } { { "db/a_dpfifo_ls01.tdf" "FIFOram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_ls01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270579854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270579854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated\|a_dpfifo_ls01:dpfifo\|cntr_tnb:rd_ptr_count " "Elaborating entity \"cntr_tnb\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_5571:auto_generated\|a_dpfifo_ls01:dpfifo\|cntr_tnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ls01.tdf" "rd_ptr_count" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_ls01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_dc_mixed_widths_fifo NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue " "Elaborating entity \"alt_vip_common_dc_mixed_widths_fifo\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "load_msg_queue" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270579884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "input_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Instantiated megafunction \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580082 ""}  } { { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270580082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9i42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_9i42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9i42 " "Found entity 1: dcfifo_9i42" {  } { { "db/dcfifo_9i42.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dcfifo_9i42.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9i42 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated " "Elaborating entity \"dcfifo_9i42\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ogb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ogb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ogb " "Found entity 1: a_gray2bin_ogb" {  } { { "db/a_gray2bin_ogb.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_gray2bin_ogb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ogb NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|a_gray2bin_ogb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ogb\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|a_gray2bin_ogb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_9i42.tdf" "rdptr_g_gray2bin" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dcfifo_9i42.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n57 " "Found entity 1: a_graycounter_n57" {  } { { "db/a_graycounter_n57.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_graycounter_n57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n57 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|a_graycounter_n57:rdptr_g1p " "Elaborating entity \"a_graycounter_n57\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|a_graycounter_n57:rdptr_g1p\"" {  } { { "db/dcfifo_9i42.tdf" "rdptr_g1p" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dcfifo_9i42.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jjc " "Found entity 1: a_graycounter_jjc" {  } { { "db/a_graycounter_jjc.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_graycounter_jjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jjc NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|a_graycounter_jjc:wrptr_g1p " "Elaborating entity \"a_graycounter_jjc\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|a_graycounter_jjc:wrptr_g1p\"" {  } { { "db/dcfifo_9i42.tdf" "wrptr_g1p" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dcfifo_9i42.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ur61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ur61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ur61 " "Found entity 1: altsyncram_ur61" {  } { { "db/altsyncram_ur61.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_ur61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ur61 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|altsyncram_ur61:fifo_ram " "Elaborating entity \"altsyncram_ur61\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|altsyncram_ur61:fifo_ram\"" {  } { { "db/dcfifo_9i42.tdf" "fifo_ram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dcfifo_9i42.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_9i42.tdf" "rdaclr" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dcfifo_9i42.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ad9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ad9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ad9 " "Found entity 1: dffpipe_ad9" {  } { { "db/dffpipe_ad9.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dffpipe_ad9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ad9 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|dffpipe_ad9:rs_brp " "Elaborating entity \"dffpipe_ad9\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|dffpipe_ad9:rs_brp\"" {  } { { "db/dcfifo_9i42.tdf" "rs_brp" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dcfifo_9i42.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qnl " "Found entity 1: alt_synch_pipe_qnl" {  } { { "db/alt_synch_pipe_qnl.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/alt_synch_pipe_qnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qnl NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|alt_synch_pipe_qnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qnl\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\"" {  } { { "db/dcfifo_9i42.tdf" "rs_dgwp" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dcfifo_9i42.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dffpipe_bd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe9 " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_qnl.tdf" "dffpipe9" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/alt_synch_pipe_qnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cmpr_966.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|cmpr_966:rdempty_eq_comp " "Elaborating entity \"cmpr_966\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_9i42:auto_generated\|cmpr_966:rdempty_eq_comp\"" {  } { { "db/dcfifo_9i42.tdf" "rdempty_eq_comp" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/dcfifo_9i42.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_sync_ctrl NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl " "Elaborating entity \"alt_vip_vfb_sync_ctrl\" for hierarchy \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" "sync_ctrl" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580314 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701270580419 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "next_anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"next_anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701270580419 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "frame_buffer_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"frame_buffer_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701270580419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_audio_0 NIOSII_Test_audio_0:audio_0 " "Elaborating entity \"NIOSII_Test_audio_0\" for hierarchy \"NIOSII_Test_audio_0:audio_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "audio_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge NIOSII_Test_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" "Bit_Clock_Edges" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" "Audio_In_Deserializer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580656 ""}  } { { "NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270580656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p441 " "Found entity 1: scfifo_p441" {  } { { "db/scfifo_p441.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_p441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p441 NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated " "Elaborating entity \"scfifo_p441\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cs31 " "Found entity 1: a_dpfifo_cs31" {  } { { "db/a_dpfifo_cs31.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cs31 NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo " "Elaborating entity \"a_dpfifo_cs31\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\"" {  } { { "db/scfifo_p441.tdf" "dpfifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_p441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btb1 " "Found entity 1: altsyncram_btb1" {  } { { "db/altsyncram_btb1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_btb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_btb1 NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|altsyncram_btb1:FIFOram " "Elaborating entity \"altsyncram_btb1\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|altsyncram_btb1:FIFOram\"" {  } { { "db/a_dpfifo_cs31.tdf" "FIFOram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_cs31.tdf" "almost_full_comparer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_cs31.tdf" "three_comparison" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_cs31.tdf" "rd_ptr_msb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_cs31.tdf" "usedw_counter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_cs31.tdf" "wr_ptr" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_audio_pll_0 NIOSII_Test_audio_pll_0:audio_pll_0 " "Elaborating entity \"NIOSII_Test_audio_pll_0\" for hierarchy \"NIOSII_Test_audio_pll_0:audio_pll_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "audio_pll_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" "audio_pll" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 297 " "Parameter \"clk0_divide_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 73 " "Parameter \"clk0_multiply_by\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270580963 ""}  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270580963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dkb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dkb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dkb2 " "Found entity 1: altpll_dkb2" {  } { { "db/altpll_dkb2.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altpll_dkb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270580988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270580988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dkb2 NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated " "Elaborating entity \"altpll_dkb2\" for hierarchy \"NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" "reset_from_locked" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_jtag_uart_0 NIOSII_Test_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NIOSII_Test_jtag_uart_0\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "jtag_uart_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270580997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_jtag_uart_0_scfifo_w NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w " "Elaborating entity \"NIOSII_Test_jtag_uart_0_scfifo_w\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "the_NIOSII_Test_jtag_uart_0_scfifo_w" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "wfifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581098 ""}  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270581098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270581120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270581120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270581125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270581125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270581130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270581130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270581154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270581154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270581181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270581181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270581209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270581209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_jtag_uart_0_scfifo_r NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_r:the_NIOSII_Test_jtag_uart_0_scfifo_r " "Elaborating entity \"NIOSII_Test_jtag_uart_0_scfifo_r\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_r:the_NIOSII_Test_jtag_uart_0_scfifo_r\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "the_NIOSII_Test_jtag_uart_0_scfifo_r" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "NIOSII_Test_jtag_uart_0_alt_jtag_atlantic" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270581398 ""}  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270581398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_new_sdram_controller_0 NIOSII_Test_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"NIOSII_Test_new_sdram_controller_0\" for hierarchy \"NIOSII_Test_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "new_sdram_controller_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_new_sdram_controller_0_input_efifo_module NIOSII_Test_new_sdram_controller_0:new_sdram_controller_0\|NIOSII_Test_new_sdram_controller_0_input_efifo_module:the_NIOSII_Test_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"NIOSII_Test_new_sdram_controller_0_input_efifo_module\" for hierarchy \"NIOSII_Test_new_sdram_controller_0:new_sdram_controller_0\|NIOSII_Test_new_sdram_controller_0_input_efifo_module:the_NIOSII_Test_new_sdram_controller_0_input_efifo_module\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "the_NIOSII_Test_new_sdram_controller_0_input_efifo_module" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0 NIOSII_Test_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NIOSII_Test_nios2_gen2_0\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "nios2_gen2_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" "cpu" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_test_bench NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_test_bench:the_NIOSII_Test_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_test_bench:the_NIOSII_Test_nios2_gen2_0_cpu_test_bench\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_test_bench" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_ic_data_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_ic_data" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270581992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270582023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270582023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_ic_tag" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ad1 " "Found entity 1: altsyncram_3ad1" {  } { { "db/altsyncram_3ad1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_3ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270582093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270582093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ad1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ad1:auto_generated " "Elaborating entity \"altsyncram_3ad1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_bht_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_bht_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_bht" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270582157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270582157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_a" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270582222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270582222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_b" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_mult_cell NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270582302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270582302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_dc_tag" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tic1 " "Found entity 1: altsyncram_tic1" {  } { { "db/altsyncram_tic1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_tic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270582969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270582969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tic1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tic1:auto_generated " "Elaborating entity \"altsyncram_tic1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270582972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_dc_data_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_dc_data" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270583037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270583037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_dc_victim" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270583108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270583108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270583689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270583689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_onchip_memory2_0 NIOSII_Test_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NIOSII_Test_onchip_memory2_0\" for hierarchy \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "onchip_memory2_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOSII_Test_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NIOSII_Test_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 100000 " "Parameter \"maximum_depth\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100000 " "Parameter \"numwords_a\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270583795 ""}  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270583795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boh1 " "Found entity 1: altsyncram_boh1" {  } { { "db/altsyncram_boh1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_boh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270583857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270583857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_boh1 NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated " "Elaborating entity \"altsyncram_boh1\" for hierarchy \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270583860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ua " "Found entity 1: decode_8ua" {  } { { "db/decode_8ua.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/decode_8ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270585779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270585779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ua NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|decode_8ua:decode3 " "Elaborating entity \"decode_8ua\" for hierarchy \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|decode_8ua:decode3\"" {  } { { "db/altsyncram_boh1.tdf" "decode3" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_boh1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270585782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5qb " "Found entity 1: mux_5qb" {  } { { "db/mux_5qb.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/mux_5qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270585813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270585813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5qb NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|mux_5qb:mux2 " "Elaborating entity \"mux_5qb\" for hierarchy \"NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|mux_5qb:mux2\"" {  } { { "db/altsyncram_boh1.tdf" "mux2" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_boh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270585815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_sys_sdram_pll_0 NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"NIOSII_Test_sys_sdram_pll_0\" for hierarchy \"NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "sys_sdram_pll_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270585913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" "sys_pll" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270585915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270585921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270585927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585927 ""}  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270585927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270585951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270585951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270585953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_video_pll_0 NIOSII_Test_video_pll_0:video_pll_0 " "Elaborating entity \"NIOSII_Test_video_pll_0\" for hierarchy \"NIOSII_Test_video_pll_0:video_pll_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "video_pll_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270585958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_video_pll_0.v" "video_pll" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_video_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270585959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270585965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270585971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270585971 ""}  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270585971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altpll_8fb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270585997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270585997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_video_vga_controller_0 NIOSII_Test_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"NIOSII_Test_video_vga_controller_0\" for hierarchy \"NIOSII_Test_video_vga_controller_0:video_vga_controller_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "video_vga_controller_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing NIOSII_Test_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"NIOSII_Test_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_video_vga_controller_0.v" "VGA_Timing" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701270586009 "|NIOSII_Test|NIOSII_Test_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701270586009 "|NIOSII_Test|NIOSII_Test_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0 NIOSII_Test_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "mm_interconnect_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_rd_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "audio_0_avalon_audio_slave_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_vip_cl_vfb_0_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_vip_cl_vfb_0_control_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "alt_vip_cl_vfb_0_control_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_rd_agent" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rsp_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rdata_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:alt_vip_cl_vfb_0_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:alt_vip_cl_vfb_0_control_agent_rsp_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "alt_vip_cl_vfb_0_control_agent_rsp_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:alt_vip_cl_vfb_0_control_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:alt_vip_cl_vfb_0_control_agent_rdata_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "alt_vip_cl_vfb_0_control_agent_rdata_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_default_decode NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router\|NIOSII_Test_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router\|NIOSII_Test_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_001 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_001\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_001_default_decode NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001\|NIOSII_Test_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001\|NIOSII_Test_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_002 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_002\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router_002" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_002_default_decode NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002\|NIOSII_Test_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002\|NIOSII_Test_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_003 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_003\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router_003" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_003_default_decode NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_003:router_003\|NIOSII_Test_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_003:router_003\|NIOSII_Test_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_006 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_006\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_006:router_006\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router_006" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_006_default_decode NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_006:router_006\|NIOSII_Test_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_006_default_decode\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_006:router_006\|NIOSII_Test_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_008 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_008\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_008:router_008\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router_008" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_008_default_decode NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_008:router_008\|NIOSII_Test_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_008_default_decode\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_008:router_008\|NIOSII_Test_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 11 to match size of target (3)" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701270586612 "|NIOSII_Test|NIOSII_Test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_demux NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_demux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_demux_001 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_demux_002 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_demux_002\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_mux NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_mux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_mux_003 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_mux_003\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_mux_005 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_mux_005\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_mux_005" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_005.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_demux NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_demux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_demux_002 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_demux_003 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_demux_003\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_demux_005 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_demux_005\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_demux_005" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_mux NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_mux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_mux_001 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_mux_002 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_mux_002\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 3045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:alt_vip_cl_vfb_0_mem_master_rd_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:alt_vip_cl_vfb_0_mem_master_rd_rsp_width_adapter\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_rd_rsp_width_adapter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 3111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701270586786 "|NIOSII_Test|NIOSII_Test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_cl_vfb_0_mem_master_rd_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701270586788 "|NIOSII_Test|NIOSII_Test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_cl_vfb_0_mem_master_rd_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701270586788 "|NIOSII_Test|NIOSII_Test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_cl_vfb_0_mem_master_rd_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:alt_vip_cl_vfb_0_mem_master_rd_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:alt_vip_cl_vfb_0_mem_master_rd_cmd_width_adapter\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_rd_cmd_width_adapter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 3177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "crosser" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_avalon_st_adapter NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_irq_mapper NIOSII_Test_irq_mapper:irq_mapper " "Elaborating entity \"NIOSII_Test_irq_mapper\" for hierarchy \"NIOSII_Test_irq_mapper:irq_mapper\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "irq_mapper" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "irq_synchronizer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270586969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270586969 ""}  } { { "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270586969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586970 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_avalon_st_adapter NIOSII_Test_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSII_Test_avalon_st_adapter\" for hierarchy \"NIOSII_Test_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "avalon_st_adapter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_avalon_st_adapter_timing_adapter_0 NIOSII_Test_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"NIOSII_Test_avalon_st_adapter_timing_adapter_0\" for hierarchy \"NIOSII_Test_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter.v" "timing_adapter_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo NIOSII_Test_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo:NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"NIOSII_Test_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo:NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0.sv" "NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_test_rst_controller niosii_test_rst_controller:rst_controller " "Elaborating entity \"niosii_test_rst_controller\" for hierarchy \"niosii_test_rst_controller:rst_controller\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "rst_controller" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586989 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req niosii_test_rst_controller.vhd(55) " "VHDL Signal Declaration warning at niosii_test_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701270586990 "|NIOSII_Test|niosii_test_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" "rst_controller" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270586999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_test_rst_controller_003 niosii_test_rst_controller_003:rst_controller_003 " "Elaborating entity \"niosii_test_rst_controller_003\" for hierarchy \"niosii_test_rst_controller_003:rst_controller_003\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "rst_controller_003" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270587007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii_test_rst_controller_003:rst_controller_003\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii_test_rst_controller_003:rst_controller_003\|altera_reset_controller:rst_controller_003\"" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" "rst_controller_003" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270587010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_test_rst_controller_004 niosii_test_rst_controller_004:rst_controller_004 " "Elaborating entity \"niosii_test_rst_controller_004\" for hierarchy \"niosii_test_rst_controller_004:rst_controller_004\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "rst_controller_004" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270587016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii_test_rst_controller_004:rst_controller_004\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii_test_rst_controller_004:rst_controller_004\|altera_reset_controller:rst_controller_004\"" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_004.vhd" "rst_controller_004" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_004.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270587019 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1701270588559 "|NIOSII_Test|NIOSII_Test_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1701270588560 "|NIOSII_Test|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701270588568 "|NIOSII_Test|NIOSII_Test_nios2_gen2_0:nios2_gen2_0|NIOSII_Test_nios2_gen2_0_cpu:cpu|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1701270588636 "|NIOSII_Test|NIOSII_Test_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701270589178 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.29.16:09:50 Progress: Loading sldec30fe74/alt_sld_fab_wrapper_hw.tcl " "2023.11.29.16:09:50 Progress: Loading sldec30fe74/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270590786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270592183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270592322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270593110 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270593221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270593339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270593443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270593446 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270593446 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701270596460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldec30fe74/alt_sld_fab.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270596608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270596608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270596673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270596673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270596674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270596674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270596717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270596717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270596776 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270596776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270596776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270596824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270596824 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo\|altsyncram_cgm1:FIFOram\|q_b\[0\] " "Synthesized away node \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_b671:auto_generated\|a_dpfifo_tt01:dpfifo\|altsyncram_cgm1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_cgm1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_cgm1.tdf" 39 2 0 } } { "db/a_dpfifo_tt01.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_tt01.tdf" 43 2 0 } } { "db/scfifo_b671.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_b671.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } } { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } } { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_alt_vip_cl_vfb_0.v" 553 0 0 } } { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 697 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270597948 "|NIOSII_Test|NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_b671:auto_generated|a_dpfifo_tt01:dpfifo|altsyncram_cgm1:FIFOram|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701270597948 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701270597948 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NIOSII_Test_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo:NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo\|mem " "RAM logic \"NIOSII_Test_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo:NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo.sv" "mem" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo.sv" 87 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701270600405 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701270600405 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701270600405 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270602732 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270602732 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270602732 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|Mult0\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "Mult0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 812 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270602732 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701270602732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270602755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602755 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270602755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270602778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270602778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270602788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602788 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270602788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270602811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270602811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|lpm_mult:Mult0\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 812 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270602825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701270602825 ""}  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 812 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701270602825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4dt " "Found entity 1: mult_4dt" {  } { { "db/mult_4dt.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/mult_4dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701270602847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270602847 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sdram_wire_ba 1 " "Ignored assignment(s) for \"sdram_wire_ba\[1\]\" because \"sdram_wire_ba\" is not a bus or array" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "sdram_wire_ba" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1701270603442 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1701270603885 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "Video and Image Processing Suite " "\"Video and Image Processing Suite\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1701270603885 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1701270603885 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-FRAME_BUFFER_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-FRAME_BUFFER_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701270603940 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701270603940 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1701270603940 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701270603940 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1701270603940 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1701270603940 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1701270603940 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1701270603940 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701270603955 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 442 -1 0 } } { "NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" 717 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 356 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" 1486 -1 0 } } { "NIOSII_Test/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 531 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 398 -1 0 } } { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 352 -1 0 } } { "NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7658 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_avalon_st_adapter_timing_adapter_0_fifo.sv" 88 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 5910 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7667 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 5829 -1 0 } } { "db/a_graycounter_n57.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_graycounter_n57.tdf" 32 2 0 } } { "db/a_graycounter_jjc.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_graycounter_jjc.tdf" 32 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701270604137 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701270604137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701270607282 "|NIOSII_Test|sdram_wire_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_SYNC GND " "Pin \"vga_SYNC\" is stuck at GND" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701270607282 "|NIOSII_Test|vga_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701270607282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270607840 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "630 " "630 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701270613222 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\] " "Logic cell \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\]\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[2\]" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270613274 ""} { "Info" "ISCL_SCL_CELL_NAME" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\] " "Logic cell \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\]\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[1\]" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270613274 ""} { "Info" "ISCL_SCL_CELL_NAME" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\] " "Logic cell \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\]\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[4\]" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270613274 ""} { "Info" "ISCL_SCL_CELL_NAME" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\] " "Logic cell \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\]\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[3\]" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270613274 ""} { "Info" "ISCL_SCL_CELL_NAME" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\] " "Logic cell \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\]\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[6\]" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270613274 ""} { "Info" "ISCL_SCL_CELL_NAME" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\] " "Logic cell \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\]\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[5\]" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270613274 ""} { "Info" "ISCL_SCL_CELL_NAME" "NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\] " "Logic cell \"NIOSII_Test_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\]\"" {  } { { "NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[0\]" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270613274 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1701270613274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270613548 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701270613756 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701270613756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270613899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/output_files/Main.map.smsg " "Generated suppressed messages file /home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/output_files/Main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270614739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701270617683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701270617683 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" 35 0 0 } } { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 869 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1701270617954 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_video_pll_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_video_pll_0.v" 34 0 0 } } { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 878 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1701270617955 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"NIOSII_Test_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_video_pll_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_video_pll_0.v" 34 0 0 } } { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 878 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1701270617955 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_dkb2.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altpll_dkb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" 34 0 0 } } { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 776 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1701270617962 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_reset " "No output dependent on input pin \"reset_reset\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701270618342 "|NIOSII_Test|reset_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701270618342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11274 " "Implemented 11274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701270618342 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701270618342 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701270618342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10321 " "Implemented 10321 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701270618342 ""} { "Info" "ICUT_CUT_TM_RAMS" "848 " "Implemented 848 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701270618342 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701270618342 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701270618342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701270618342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1316 " "Peak virtual memory: 1316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701270618400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 16:10:18 2023 " "Processing ended: Wed Nov 29 16:10:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701270618400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701270618400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701270618400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701270618400 ""}
