Analysis & Synthesis report for ep5_2
Mon Oct 21 22:45:57 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for Inferred Entity Instance: clock_second:clk_sec|lpm_divide:Mod0
 10. Parameter Settings for Inferred Entity Instance: clock_second:clk_sec|lpm_divide:Div0
 11. Parameter Settings for Inferred Entity Instance: clock_minute:clk_min|lpm_divide:Mod0
 12. Parameter Settings for Inferred Entity Instance: clock_minute:clk_min|lpm_divide:Div0
 13. Parameter Settings for Inferred Entity Instance: clock_hour:clk_h|lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: clock_hour:clk_h|lpm_divide:Div0
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 21 22:45:57 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; ep5_2                                       ;
; Top-level Entity Name           ; ep5_2                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 45                                          ;
; Total pins                      ; 70                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; ep5_2              ; ep5_2              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; my_clock.v                       ; yes             ; User Verilog HDL File        ; F:/FPGA Project/ep5/clock/my_clock.v                                  ;         ;
; my_hex.v                         ; yes             ; User Verilog HDL File        ; F:/FPGA Project/ep5/clock/my_hex.v                                    ;         ;
; clock_second.v                   ; yes             ; User Verilog HDL File        ; F:/FPGA Project/ep5/clock/clock_second.v                              ;         ;
; clock_minute.v                   ; yes             ; User Verilog HDL File        ; F:/FPGA Project/ep5/clock/clock_minute.v                              ;         ;
; clock_hour.v                     ; yes             ; User Verilog HDL File        ; F:/FPGA Project/ep5/clock/clock_hour.v                                ;         ;
; ep5_2.v                          ; yes             ; Auto-Found Verilog HDL File  ; F:/FPGA Project/ep5/clock/ep5_2.v                                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; f:/intelfpga_lite/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; f:/intelfpga_lite/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; f:/intelfpga_lite/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; f:/intelfpga_lite/quartus/libraries/megafunctions/aglobal171.inc      ;         ;
; db/lpm_divide_62m.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/FPGA Project/ep5/clock/db/lpm_divide_62m.tdf                       ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/FPGA Project/ep5/clock/db/sign_div_unsign_9kh.tdf                  ;         ;
; db/alt_u_div_ose.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/FPGA Project/ep5/clock/db/alt_u_div_ose.tdf                        ;         ;
; db/lpm_divide_3am.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/FPGA Project/ep5/clock/db/lpm_divide_3am.tdf                       ;         ;
; db/lpm_divide_52m.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/FPGA Project/ep5/clock/db/lpm_divide_52m.tdf                       ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/FPGA Project/ep5/clock/db/sign_div_unsign_8kh.tdf                  ;         ;
; db/alt_u_div_mse.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/FPGA Project/ep5/clock/db/alt_u_div_mse.tdf                        ;         ;
; db/lpm_divide_2am.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/FPGA Project/ep5/clock/db/lpm_divide_2am.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 149            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 290            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 7              ;
;     -- 5 input functions                    ; 13             ;
;     -- 4 input functions                    ; 61             ;
;     -- <=3 input functions                  ; 209            ;
;                                             ;                ;
; Dedicated logic registers                   ; 45             ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 26             ;
; Total fan-out                               ; 1081           ;
; Average fan-out                             ; 2.28           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                         ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |ep5_2                                    ; 290 (0)             ; 45 (0)                    ; 0                 ; 0          ; 70   ; 0            ; |ep5_2                                                                                                                      ; ep5_2               ; work         ;
;    |clock_hour:clk_h|                     ; 65 (19)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_hour:clk_h                                                                                                     ; clock_hour          ; work         ;
;       |lpm_divide:Div0|                   ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_hour:clk_h|lpm_divide:Div0                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_2am:auto_generated|  ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_hour:clk_h|lpm_divide:Div0|lpm_divide_2am:auto_generated                                                       ; lpm_divide_2am      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_hour:clk_h|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider                           ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_hour:clk_h|lpm_divide:Div0|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider     ; alt_u_div_mse       ; work         ;
;       |lpm_divide:Mod0|                   ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_hour:clk_h|lpm_divide:Mod0                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_52m:auto_generated|  ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_hour:clk_h|lpm_divide:Mod0|lpm_divide_52m:auto_generated                                                       ; lpm_divide_52m      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_hour:clk_h|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                           ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_mse:divider|    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_hour:clk_h|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider     ; alt_u_div_mse       ; work         ;
;       |my_hex:h0|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_hour:clk_h|my_hex:h0                                                                                           ; my_hex              ; work         ;
;       |my_hex:h1|                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_hour:clk_h|my_hex:h1                                                                                           ; my_hex              ; work         ;
;    |clock_minute:clk_min|                 ; 97 (25)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_minute:clk_min                                                                                                 ; clock_minute        ; work         ;
;       |lpm_divide:Div0|                   ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_minute:clk_min|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_minute:clk_min|lpm_divide:Div0|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_minute:clk_min|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_minute:clk_min|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;       |lpm_divide:Mod0|                   ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_minute:clk_min|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_62m:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_minute:clk_min|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_minute:clk_min|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_ose:divider|    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_minute:clk_min|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;       |my_hex:h0|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_minute:clk_min|my_hex:h0                                                                                       ; my_hex              ; work         ;
;       |my_hex:h1|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_minute:clk_min|my_hex:h1                                                                                       ; my_hex              ; work         ;
;    |clock_second:clk_sec|                 ; 128 (25)            ; 33 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec                                                                                                 ; clock_second        ; work         ;
;       |lpm_divide:Div0|                   ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec|lpm_divide:Div0|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;       |lpm_divide:Mod0|                   ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_62m:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_ose:divider|    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;       |my_clock:mclk|                     ; 31 (31)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec|my_clock:mclk                                                                                   ; my_clock            ; work         ;
;       |my_hex:h0|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec|my_hex:h0                                                                                       ; my_hex              ; work         ;
;       |my_hex:h1|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep5_2|clock_second:clk_sec|my_hex:h1                                                                                       ; my_hex              ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 45    ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clock_second:clk_sec|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clock_second:clk_sec|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clock_minute:clk_min|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clock_minute:clk_min|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clock_hour:clk_h|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clock_hour:clk_h|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_2am ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 45                          ;
;     CLR               ; 17                          ;
;     SCLR              ; 25                          ;
;     plain             ; 3                           ;
; arriav_lcell_comb     ; 297                         ;
;     arith             ; 95                          ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 4                           ;
;     normal            ; 172                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 48                          ;
;         4 data inputs ; 57                          ;
;         5 data inputs ; 13                          ;
;         6 data inputs ; 7                           ;
;     shared            ; 30                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 24                          ;
; boundary_port         ; 70                          ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 6.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Oct 21 22:45:46 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ep5_2 -c ep5_2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file my_clock.v
    Info (12023): Found entity 1: my_clock File: F:/FPGA Project/ep5/clock/my_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_hex.v
    Info (12023): Found entity 1: my_hex File: F:/FPGA Project/ep5/clock/my_hex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_second.v
    Info (12023): Found entity 1: clock_second File: F:/FPGA Project/ep5/clock/clock_second.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_minute.v
    Info (12023): Found entity 1: clock_minute File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_hour.v
    Info (12023): Found entity 1: clock_hour File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 1
Warning (12125): Using design file ep5_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ep5_2 File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 6
Info (12127): Elaborating entity "ep5_2" for the top level hierarchy
Warning (10034): Output port "LEDR" at ep5_2.v(21) has no driver File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 21
Info (12128): Elaborating entity "clock_second" for hierarchy "clock_second:clk_sec" File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 40
Warning (10230): Verilog HDL assignment warning at clock_second.v(22): truncated value with size 32 to match size of target (4) File: F:/FPGA Project/ep5/clock/clock_second.v Line: 22
Critical Warning (10237): Verilog HDL warning at clock_second.v(22): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/FPGA Project/ep5/clock/clock_second.v Line: 22
Warning (10230): Verilog HDL assignment warning at clock_second.v(23): truncated value with size 32 to match size of target (4) File: F:/FPGA Project/ep5/clock/clock_second.v Line: 23
Critical Warning (10237): Verilog HDL warning at clock_second.v(23): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/FPGA Project/ep5/clock/clock_second.v Line: 23
Warning (10230): Verilog HDL assignment warning at clock_second.v(36): truncated value with size 32 to match size of target (6) File: F:/FPGA Project/ep5/clock/clock_second.v Line: 36
Info (12128): Elaborating entity "my_clock" for hierarchy "clock_second:clk_sec|my_clock:mclk" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 15
Warning (10230): Verilog HDL assignment warning at my_clock.v(13): truncated value with size 32 to match size of target (25) File: F:/FPGA Project/ep5/clock/my_clock.v Line: 13
Info (12128): Elaborating entity "my_hex" for hierarchy "clock_second:clk_sec|my_hex:h0" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 17
Info (12128): Elaborating entity "clock_minute" for hierarchy "clock_minute:clk_min" File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 41
Warning (10230): Verilog HDL assignment warning at clock_minute.v(19): truncated value with size 32 to match size of target (4) File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 19
Critical Warning (10237): Verilog HDL warning at clock_minute.v(19): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 19
Warning (10230): Verilog HDL assignment warning at clock_minute.v(20): truncated value with size 32 to match size of target (4) File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 20
Critical Warning (10237): Verilog HDL warning at clock_minute.v(20): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 20
Warning (10230): Verilog HDL assignment warning at clock_minute.v(33): truncated value with size 32 to match size of target (6) File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 33
Info (12128): Elaborating entity "clock_hour" for hierarchy "clock_hour:clk_h" File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 42
Warning (10230): Verilog HDL assignment warning at clock_hour.v(18): truncated value with size 32 to match size of target (4) File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 18
Critical Warning (10237): Verilog HDL warning at clock_hour.v(18): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 18
Warning (10230): Verilog HDL assignment warning at clock_hour.v(19): truncated value with size 32 to match size of target (4) File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 19
Critical Warning (10237): Verilog HDL warning at clock_hour.v(19): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 19
Warning (10230): Verilog HDL assignment warning at clock_hour.v(21): truncated value with size 6 to match size of target (5) File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 21
Warning (10230): Verilog HDL assignment warning at clock_hour.v(30): truncated value with size 32 to match size of target (5) File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 30
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clock_second:clk_sec|Mod0" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clock_second:clk_sec|Div0" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clock_minute:clk_min|Mod0" File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clock_minute:clk_min|Div0" File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clock_hour:clk_h|Mod0" File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clock_hour:clk_h|Div0" File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 19
Info (12130): Elaborated megafunction instantiation "clock_second:clk_sec|lpm_divide:Mod0" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 22
Info (12133): Instantiated megafunction "clock_second:clk_sec|lpm_divide:Mod0" with the following parameter: File: F:/FPGA Project/ep5/clock/clock_second.v Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: F:/FPGA Project/ep5/clock/db/lpm_divide_62m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: F:/FPGA Project/ep5/clock/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: F:/FPGA Project/ep5/clock/db/alt_u_div_ose.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "clock_second:clk_sec|lpm_divide:Div0" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 23
Info (12133): Instantiated megafunction "clock_second:clk_sec|lpm_divide:Div0" with the following parameter: File: F:/FPGA Project/ep5/clock/clock_second.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf
    Info (12023): Found entity 1: lpm_divide_3am File: F:/FPGA Project/ep5/clock/db/lpm_divide_3am.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "clock_hour:clk_h|lpm_divide:Mod0" File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 18
Info (12133): Instantiated megafunction "clock_hour:clk_h|lpm_divide:Mod0" with the following parameter: File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf
    Info (12023): Found entity 1: lpm_divide_52m File: F:/FPGA Project/ep5/clock/db/lpm_divide_52m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: F:/FPGA Project/ep5/clock/db/sign_div_unsign_8kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf
    Info (12023): Found entity 1: alt_u_div_mse File: F:/FPGA Project/ep5/clock/db/alt_u_div_mse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "clock_hour:clk_h|lpm_divide:Div0" File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 19
Info (12133): Instantiated megafunction "clock_hour:clk_h|lpm_divide:Div0" with the following parameter: File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf
    Info (12023): Found entity 1: lpm_divide_2am File: F:/FPGA Project/ep5/clock/db/lpm_divide_2am.tdf Line: 24
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "clock_second:clk_sec|count[0]" is converted into an equivalent circuit using register "clock_second:clk_sec|count[0]~_emulated" and latch "clock_second:clk_sec|count[0]~1" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 28
    Warning (13310): Register "clock_second:clk_sec|count[1]" is converted into an equivalent circuit using register "clock_second:clk_sec|count[1]~_emulated" and latch "clock_second:clk_sec|count[1]~5" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 28
    Warning (13310): Register "clock_second:clk_sec|count[2]" is converted into an equivalent circuit using register "clock_second:clk_sec|count[2]~_emulated" and latch "clock_second:clk_sec|count[2]~9" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 28
    Warning (13310): Register "clock_second:clk_sec|count[3]" is converted into an equivalent circuit using register "clock_second:clk_sec|count[3]~_emulated" and latch "clock_second:clk_sec|count[3]~13" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 28
    Warning (13310): Register "clock_minute:clk_min|count[0]" is converted into an equivalent circuit using register "clock_minute:clk_min|count[0]~_emulated" and latch "clock_minute:clk_min|count[0]~1" File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 25
    Warning (13310): Register "clock_minute:clk_min|count[1]" is converted into an equivalent circuit using register "clock_minute:clk_min|count[1]~_emulated" and latch "clock_minute:clk_min|count[1]~5" File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 25
    Warning (13310): Register "clock_minute:clk_min|count[2]" is converted into an equivalent circuit using register "clock_minute:clk_min|count[2]~_emulated" and latch "clock_minute:clk_min|count[2]~9" File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 25
    Warning (13310): Register "clock_minute:clk_min|count[3]" is converted into an equivalent circuit using register "clock_minute:clk_min|count[3]~_emulated" and latch "clock_minute:clk_min|count[3]~13" File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 25
    Warning (13310): Register "clock_hour:clk_h|count[0]" is converted into an equivalent circuit using register "clock_hour:clk_h|count[0]~_emulated" and latch "clock_hour:clk_h|count[0]~1" File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 24
    Warning (13310): Register "clock_hour:clk_h|count[1]" is converted into an equivalent circuit using register "clock_hour:clk_h|count[1]~_emulated" and latch "clock_hour:clk_h|count[1]~5" File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 24
    Warning (13310): Register "clock_hour:clk_h|count[2]" is converted into an equivalent circuit using register "clock_hour:clk_h|count[2]~_emulated" and latch "clock_hour:clk_h|count[2]~9" File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 24
    Warning (13310): Register "clock_hour:clk_h|count[3]" is converted into an equivalent circuit using register "clock_hour:clk_h|count[3]~_emulated" and latch "clock_hour:clk_h|count[3]~13" File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 24
    Warning (13310): Register "clock_second:clk_sec|count[5]" is converted into an equivalent circuit using register "clock_second:clk_sec|count[5]~_emulated" and latch "clock_second:clk_sec|count[5]~17" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 28
    Warning (13310): Register "clock_second:clk_sec|count[4]" is converted into an equivalent circuit using register "clock_second:clk_sec|count[4]~_emulated" and latch "clock_second:clk_sec|count[4]~21" File: F:/FPGA Project/ep5/clock/clock_second.v Line: 28
    Warning (13310): Register "clock_minute:clk_min|count[5]" is converted into an equivalent circuit using register "clock_minute:clk_min|count[5]~_emulated" and latch "clock_minute:clk_min|count[5]~17" File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 25
    Warning (13310): Register "clock_minute:clk_min|count[4]" is converted into an equivalent circuit using register "clock_minute:clk_min|count[4]~_emulated" and latch "clock_minute:clk_min|count[4]~21" File: F:/FPGA Project/ep5/clock/clock_minute.v Line: 25
    Warning (13310): Register "clock_hour:clk_h|count[4]" is converted into an equivalent circuit using register "clock_hour:clk_h|count[4]~_emulated" and latch "clock_hour:clk_h|count[4]~17" File: F:/FPGA Project/ep5/clock/clock_hour.v Line: 24
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 21
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 21
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 31
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 15
    Warning (15610): No output dependent on input pin "SW[9]" File: F:/FPGA Project/ep5/clock/ep5_2.v Line: 18
Info (21057): Implemented 360 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 290 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4860 megabytes
    Info: Processing ended: Mon Oct 21 22:45:57 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:24


