\doxysection{DMA\+\_\+t Struct Reference}
\hypertarget{struct_d_m_a__t}{}\label{struct_d_m_a__t}\index{DMA\_t@{DMA\_t}}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a__t_a09420ce5122de270db8a25d1912b4daa}{LISR}}
\item 
\mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a__t_a84c3cfa6971738b582bdee2af52115d2}{HISR}}
\item 
\mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a__t_a38fc0cc3c72367f7203d5499f073f538}{LIFCR}}
\item 
\mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a__t_a3519e774c9057ba44f8882eaf3bf5983}{HIFCR}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{struct_d_m_a__t_a3519e774c9057ba44f8882eaf3bf5983}\label{struct_d_m_a__t_a3519e774c9057ba44f8882eaf3bf5983} 
\index{DMA\_t@{DMA\_t}!HIFCR@{HIFCR}}
\index{HIFCR@{HIFCR}!DMA\_t@{DMA\_t}}
\doxysubsubsection{\texorpdfstring{HIFCR}{HIFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DMA\+\_\+t\+::\+HIFCR}

DMA high interrupt flag clear register ~\newline
 \Hypertarget{struct_d_m_a__t_a84c3cfa6971738b582bdee2af52115d2}\label{struct_d_m_a__t_a84c3cfa6971738b582bdee2af52115d2} 
\index{DMA\_t@{DMA\_t}!HISR@{HISR}}
\index{HISR@{HISR}!DMA\_t@{DMA\_t}}
\doxysubsubsection{\texorpdfstring{HISR}{HISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DMA\+\_\+t\+::\+HISR}

DMA high interrupt status register ~\newline
 \Hypertarget{struct_d_m_a__t_a38fc0cc3c72367f7203d5499f073f538}\label{struct_d_m_a__t_a38fc0cc3c72367f7203d5499f073f538} 
\index{DMA\_t@{DMA\_t}!LIFCR@{LIFCR}}
\index{LIFCR@{LIFCR}!DMA\_t@{DMA\_t}}
\doxysubsubsection{\texorpdfstring{LIFCR}{LIFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DMA\+\_\+t\+::\+LIFCR}

DMA low interrupt flag clear register ~\newline
 \Hypertarget{struct_d_m_a__t_a09420ce5122de270db8a25d1912b4daa}\label{struct_d_m_a__t_a09420ce5122de270db8a25d1912b4daa} 
\index{DMA\_t@{DMA\_t}!LISR@{LISR}}
\index{LISR@{LISR}!DMA\_t@{DMA\_t}}
\doxysubsubsection{\texorpdfstring{LISR}{LISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DMA\+\_\+t\+::\+LISR}

DMA low interrupt status register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+MCAL/\mbox{\hyperlink{_d_m_a_8c}{DMA.\+c}}\end{DoxyCompactItemize}
