Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 25 16:34:44 2025
| Host         : HYH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              91 |           26 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              22 |            6 |
| Yes          | No                    | Yes                    |             168 |           40 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                             | u_ceju/echo_d_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | kaiguan_1_IBUF              | u_ceju/rst_n          |                1 |              1 |
|  clk_IBUF_BUFG |                             | u_ceju/rst_n          |                2 |              2 |
|  clk_IBUF_BUFG | u_ceju/trig_cnt1[0]_i_1_n_0 | u_ceju/rst_n          |                3 |             12 |
|  clk_IBUF_BUFG | u_ceju/date[21]_i_1_n_0     | xianshi/youbian/rst_n |                5 |             22 |
|  clk_IBUF_BUFG | u_ceju/date_cnt[21]_i_1_n_0 | u_ceju/echo_d_i_1_n_0 |                3 |             22 |
|  clk_IBUF_BUFG | u_ceju/date_cnt_0           |                       |                6 |             22 |
|  clk_IBUF_BUFG | u_ceju/trig_cnt0            | u_ceju/rst_n          |                6 |             23 |
|  clk_IBUF_BUFG |                             | xianshi/youbian/rst_n |               23 |             88 |
|  clk_IBUF_BUFG | u_ceju/date_cnt_0           | u_ceju/echo_d_i_1_n_0 |               22 |             88 |
+----------------+-----------------------------+-----------------------+------------------+----------------+


