For part 2, just change the input file replacing the assign for wire `b` with
the answer from part1!
