// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_p_sum_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_1_address0,
        a_1_ce0,
        a_1_q0,
        a_1_address1,
        a_1_ce1,
        a_1_q1,
        a_1_offset,
        p_read3,
        p_read10,
        p_read11,
        diff_p,
        grp_fu_281_p_din0,
        grp_fu_281_p_din1,
        grp_fu_281_p_opcode,
        grp_fu_281_p_dout0,
        grp_fu_281_p_ce,
        grp_fu_287_p_din0,
        grp_fu_287_p_din1,
        grp_fu_287_p_opcode,
        grp_fu_287_p_dout0,
        grp_fu_287_p_ce
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] a_1_address0;
output   a_1_ce0;
input  [31:0] a_1_q0;
output  [5:0] a_1_address1;
output   a_1_ce1;
input  [31:0] a_1_q1;
input  [4:0] a_1_offset;
input  [31:0] p_read3;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [1:0] diff_p;
output  [31:0] grp_fu_281_p_din0;
output  [31:0] grp_fu_281_p_din1;
output  [0:0] grp_fu_281_p_opcode;
input  [31:0] grp_fu_281_p_dout0;
output   grp_fu_281_p_ce;
output  [31:0] grp_fu_287_p_din0;
output  [31:0] grp_fu_287_p_din1;
output  [4:0] grp_fu_287_p_opcode;
input  [0:0] grp_fu_287_p_dout0;
output   grp_fu_287_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] a_1_address0;
reg a_1_ce0;
reg a_1_ce1;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_274;
wire    ap_CS_fsm_state9;
reg   [0:0] tmp_108_reg_596;
wire    ap_CS_fsm_state13;
wire   [5:0] sub_ln109_fu_298_p2;
reg   [5:0] sub_ln109_reg_528;
wire    ap_CS_fsm_state2;
reg   [31:0] a_1_load_reg_549;
wire    ap_CS_fsm_state3;
reg   [31:0] a_1_load_1_reg_580;
reg   [31:0] a_1_load_2_reg_586;
wire   [0:0] icmp_ln75_fu_329_p2;
reg   [0:0] icmp_ln75_reg_591;
wire   [0:0] tmp_108_fu_335_p3;
wire    ap_CS_fsm_state6;
wire   [31:0] select_ln115_fu_345_p3;
wire   [31:0] tmp_s_fu_357_p5;
reg   [31:0] tmp_s_reg_605;
wire   [0:0] and_ln75_6_fu_408_p2;
reg   [0:0] and_ln75_6_reg_610;
wire    ap_CS_fsm_state10;
wire   [1:0] empty_fu_416_p1;
reg   [1:0] empty_reg_614;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln90_fu_421_p2;
reg   [0:0] icmp_ln90_reg_620;
wire   [1:0] xor_ln90_fu_427_p2;
reg   [1:0] xor_ln90_reg_624;
wire   [0:0] icmp_ln102_fu_458_p2;
reg   [0:0] icmp_ln102_reg_629;
wire    ap_CS_fsm_state17;
wire   [2:0] select_ln102_fu_480_p3;
reg   [2:0] select_ln102_reg_633;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_done;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_idle;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_ready;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din0;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din1;
wire   [4:0] grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_opcode;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_ce;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_done;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_idle;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_ready;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num_1_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num_1_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num16_0_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num16_0_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num2_0_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num2_0_out_ap_vld;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_done;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_idle;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_ready;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num_4_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num_4_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num16_3_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num16_3_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num2_3_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num2_3_out_ap_vld;
reg   [31:0] agg_result_num_0_reg_157;
reg   [31:0] agg_result_num16_6_reg_167;
reg   [31:0] agg_result_num_3_reg_177;
reg   [31:0] agg_result_num16_2_reg_188;
reg   [31:0] agg_result_num2_2_reg_199;
reg   [1:0] ap_phi_mux_base_0_lcssa_i25_phi_fu_213_p4;
reg   [1:0] base_0_lcssa_i25_reg_209;
wire   [1:0] base_fu_451_p2;
reg    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln109_1_fu_304_p1;
wire   [63:0] zext_ln109_2_fu_314_p1;
wire   [63:0] zext_ln109_3_fu_324_p1;
reg   [31:0] grp_fu_261_p0;
reg   [31:0] grp_fu_261_p1;
reg   [31:0] grp_fu_268_p0;
reg   [31:0] grp_fu_268_p1;
wire   [3:0] trunc_ln109_fu_286_p1;
wire   [5:0] tmp_131_cast_fu_290_p3;
wire   [5:0] zext_ln109_fu_282_p1;
wire   [5:0] add_ln109_fu_309_p2;
wire   [5:0] add_ln109_1_fu_319_p2;
wire   [0:0] trunc_ln115_fu_342_p1;
wire   [1:0] tmp_s_fu_357_p4;
wire   [31:0] bitcast_ln75_fu_366_p1;
wire   [7:0] tmp_91_fu_370_p4;
wire   [22:0] trunc_ln75_fu_380_p1;
wire   [0:0] icmp_ln75_13_fu_390_p2;
wire   [0:0] icmp_ln75_12_fu_384_p2;
wire   [0:0] or_ln75_fu_396_p2;
wire   [0:0] and_ln75_fu_402_p2;
wire   [1:0] sub_ln90_fu_446_p2;
wire   [2:0] zext_ln102_fu_464_p1;
wire   [0:0] icmp_ln102_14_fu_468_p2;
wire   [2:0] add_ln102_fu_474_p2;
reg    grp_fu_268_ce;
reg   [4:0] grp_fu_268_opcode;
reg    ap_predicate_op109_call_state18;
reg    ap_block_state18_on_subcall_done;
reg   [17:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg = 1'b0;
#0 grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg = 1'b0;
#0 grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg = 1'b0;
end

main_p_sum_1_Pipeline_VITIS_LOOP_82_1 grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start),
    .ap_done(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_done),
    .ap_idle(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_idle),
    .ap_ready(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_157),
    .agg_result_num16_6(agg_result_num16_6_reg_167),
    .tmp_110(reg_274),
    .idx_tmp_out(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out_ap_vld),
    .grp_fu_268_p_din0(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din0),
    .grp_fu_268_p_din1(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din1),
    .grp_fu_268_p_opcode(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_opcode),
    .grp_fu_268_p_dout0(grp_fu_287_p_dout0),
    .grp_fu_268_p_ce(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_ce)
);

main_p_sum_1_Pipeline_VITIS_LOOP_90_2 grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start),
    .ap_done(grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_done),
    .ap_idle(grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_idle),
    .ap_ready(grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_157),
    .agg_result_num16_6(agg_result_num16_6_reg_167),
    .tmp_110(reg_274),
    .zext_ln90(empty_reg_614),
    .xor_ln90(xor_ln90_reg_624),
    .agg_result_num_1_out(grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num_1_out),
    .agg_result_num_1_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num_1_out_ap_vld),
    .agg_result_num16_0_out(grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num16_0_out),
    .agg_result_num16_0_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num16_0_out_ap_vld),
    .agg_result_num2_0_out(grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num2_0_out),
    .agg_result_num2_0_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num2_0_out_ap_vld)
);

main_p_sum_1_Pipeline_VITIS_LOOP_102_3 grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start),
    .ap_done(grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_done),
    .ap_idle(grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_idle),
    .ap_ready(grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_ready),
    .agg_result_num_3(agg_result_num_3_reg_177),
    .agg_result_num16_2(agg_result_num16_2_reg_188),
    .agg_result_num2_2(agg_result_num2_2_reg_199),
    .zext_ln102(base_0_lcssa_i25_reg_209),
    .zext_ln102_22(select_ln102_reg_633),
    .agg_result_num_4_out(grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num_4_out),
    .agg_result_num_4_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num_4_out_ap_vld),
    .agg_result_num16_3_out(grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num16_3_out),
    .agg_result_num16_3_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num16_3_out_ap_vld),
    .agg_result_num2_3_out(grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num2_3_out),
    .agg_result_num2_3_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num2_3_out_ap_vld)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U147(
    .din0(p_read3),
    .din1(p_read10),
    .din2(p_read11),
    .din3(tmp_s_fu_357_p4),
    .dout(tmp_s_fu_357_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state17) & ((icmp_ln102_fu_458_p2 == 1'd0) | (icmp_ln90_reg_620 == 1'd0)))) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_ready == 1'b1)) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) & (1'd1 == and_ln75_6_reg_610))) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_ready == 1'b1)) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln90_fu_421_p2 == 1'd1))) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_ready == 1'b1)) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln102_fu_458_p2 == 1'd0) & (icmp_ln90_reg_620 == 1'd1))) begin
        agg_result_num16_2_reg_188 <= grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num16_0_out;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln90_fu_421_p2 == 1'd0))) begin
        agg_result_num16_2_reg_188 <= agg_result_num16_6_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (tmp_108_fu_335_p3 == 1'd1))) begin
        agg_result_num16_6_reg_167 <= a_1_load_1_reg_580;
    end else if (((tmp_108_reg_596 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        agg_result_num16_6_reg_167 <= grp_fu_281_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln102_fu_458_p2 == 1'd0) & (icmp_ln90_reg_620 == 1'd1))) begin
        agg_result_num2_2_reg_199 <= grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln90_fu_421_p2 == 1'd0))) begin
        agg_result_num2_2_reg_199 <= reg_274;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        agg_result_num_0_reg_157 <= a_1_load_reg_549;
    end else if (((icmp_ln75_reg_591 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        agg_result_num_0_reg_157 <= grp_fu_281_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln102_fu_458_p2 == 1'd0) & (icmp_ln90_reg_620 == 1'd1))) begin
        agg_result_num_3_reg_177 <= grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln90_fu_421_p2 == 1'd0))) begin
        agg_result_num_3_reg_177 <= agg_result_num_0_reg_157;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln102_fu_458_p2 == 1'd0) & (icmp_ln90_reg_620 == 1'd1))) begin
        base_0_lcssa_i25_reg_209 <= base_fu_451_p2;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln90_fu_421_p2 == 1'd0))) begin
        base_0_lcssa_i25_reg_209 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        a_1_load_1_reg_580 <= a_1_q1;
        a_1_load_2_reg_586 <= a_1_q0;
        icmp_ln75_reg_591 <= icmp_ln75_fu_329_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        a_1_load_reg_549 <= a_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        and_ln75_6_reg_610 <= and_ln75_6_fu_408_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_reg_614 <= empty_fu_416_p1;
        icmp_ln90_reg_620 <= icmp_ln90_fu_421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln90_reg_620 == 1'd1))) begin
        icmp_ln102_reg_629 <= icmp_ln102_fu_458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((tmp_108_reg_596 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        reg_274 <= grp_fu_281_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & ((icmp_ln102_fu_458_p2 == 1'd0) | (icmp_ln90_reg_620 == 1'd0)))) begin
        select_ln102_reg_633 <= select_ln102_fu_480_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln109_reg_528 <= sub_ln109_fu_298_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_108_reg_596 <= diff_p[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_s_reg_605 <= tmp_s_fu_357_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln90_fu_421_p2 == 1'd1))) begin
        xor_ln90_reg_624 <= xor_ln90_fu_427_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        a_1_address0 = zext_ln109_3_fu_324_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        a_1_address0 = zext_ln109_1_fu_304_p1;
    end else begin
        a_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        a_1_ce0 = 1'b1;
    end else begin
        a_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        a_1_ce1 = 1'b1;
    end else begin
        a_1_ce1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state18_on_subcall_done)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b0 == ap_block_state18_on_subcall_done) & (1'b1 == ap_CS_fsm_state18)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln102_fu_458_p2 == 1'd0) & (icmp_ln90_reg_620 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i25_phi_fu_213_p4 = base_fu_451_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i25_phi_fu_213_p4 = base_0_lcssa_i25_reg_209;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state18_on_subcall_done) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_261_p0 = a_1_load_2_reg_586;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_261_p0 = a_1_load_1_reg_580;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_261_p0 = a_1_load_reg_549;
    end else begin
        grp_fu_261_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_261_p1 = tmp_s_reg_605;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_261_p1 = select_ln115_fu_345_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_261_p1 = p_read3;
    end else begin
        grp_fu_261_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_268_ce = grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_ce;
    end else begin
        grp_fu_268_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_268_opcode = grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_268_opcode = 5'd1;
    end else begin
        grp_fu_268_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_268_p0 = grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_268_p0 = agg_result_num_0_reg_157;
    end else begin
        grp_fu_268_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_268_p1 = grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_268_p1 = 32'd0;
    end else begin
        grp_fu_268_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln75_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (tmp_108_fu_335_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'd0 == and_ln75_6_reg_610) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln90_fu_421_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b0 == ap_block_state18_on_subcall_done) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_1_address1 = zext_ln109_2_fu_314_p1;

assign add_ln102_fu_474_p2 = (zext_ln102_fu_464_p1 + 3'd1);

assign add_ln109_1_fu_319_p2 = (sub_ln109_reg_528 + 6'd2);

assign add_ln109_fu_309_p2 = (sub_ln109_reg_528 + 6'd1);

assign and_ln75_6_fu_408_p2 = (icmp_ln75_reg_591 & and_ln75_fu_402_p2);

assign and_ln75_fu_402_p2 = (or_ln75_fu_396_p2 & grp_fu_287_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state18_on_subcall_done = ((ap_predicate_op109_call_state18 == 1'b1) & (grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op109_call_state18 = (((icmp_ln102_reg_629 == 1'd0) & (1'd1 == and_ln75_6_reg_610)) | ((1'd1 == and_ln75_6_reg_610) & (icmp_ln90_reg_620 == 1'd0)));
end

assign base_fu_451_p2 = (sub_ln90_fu_446_p2 + 2'd1);

assign bitcast_ln75_fu_366_p1 = agg_result_num_0_reg_157;

assign empty_fu_416_p1 = grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out[1:0];

assign grp_fu_281_p_ce = 1'b1;

assign grp_fu_281_p_din0 = grp_fu_261_p0;

assign grp_fu_281_p_din1 = grp_fu_261_p1;

assign grp_fu_281_p_opcode = 2'd0;

assign grp_fu_287_p_ce = grp_fu_268_ce;

assign grp_fu_287_p_din0 = grp_fu_268_p0;

assign grp_fu_287_p_din1 = grp_fu_268_p1;

assign grp_fu_287_p_opcode = grp_fu_268_opcode;

assign grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start = grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg;

assign grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start = grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg;

assign grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start = grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg;

assign icmp_ln102_14_fu_468_p2 = ((ap_phi_mux_base_0_lcssa_i25_phi_fu_213_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_458_p2 = ((base_fu_451_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln75_12_fu_384_p2 = ((tmp_91_fu_370_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln75_13_fu_390_p2 = ((trunc_ln75_fu_380_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_329_p2 = ((diff_p == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_421_p2 = ((grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln75_fu_396_p2 = (icmp_ln75_13_fu_390_p2 | icmp_ln75_12_fu_384_p2);

assign select_ln102_fu_480_p3 = ((icmp_ln102_14_fu_468_p2[0:0] == 1'b1) ? 3'd3 : add_ln102_fu_474_p2);

assign select_ln115_fu_345_p3 = ((trunc_ln115_fu_342_p1[0:0] == 1'b1) ? p_read3 : p_read10);

assign sub_ln109_fu_298_p2 = (tmp_131_cast_fu_290_p3 - zext_ln109_fu_282_p1);

assign sub_ln90_fu_446_p2 = ($signed(2'd2) - $signed(empty_reg_614));

assign tmp_108_fu_335_p3 = diff_p[32'd1];

assign tmp_131_cast_fu_290_p3 = {{trunc_ln109_fu_286_p1}, {2'd0}};

assign tmp_91_fu_370_p4 = {{bitcast_ln75_fu_366_p1[30:23]}};

assign tmp_s_fu_357_p4 = ($signed(2'd2) - $signed(diff_p));

assign trunc_ln109_fu_286_p1 = a_1_offset[3:0];

assign trunc_ln115_fu_342_p1 = diff_p[0:0];

assign trunc_ln75_fu_380_p1 = bitcast_ln75_fu_366_p1[22:0];

assign xor_ln90_fu_427_p2 = (empty_fu_416_p1 ^ 2'd3);

assign zext_ln102_fu_464_p1 = ap_phi_mux_base_0_lcssa_i25_phi_fu_213_p4;

assign zext_ln109_1_fu_304_p1 = sub_ln109_fu_298_p2;

assign zext_ln109_2_fu_314_p1 = add_ln109_fu_309_p2;

assign zext_ln109_3_fu_324_p1 = add_ln109_1_fu_319_p2;

assign zext_ln109_fu_282_p1 = a_1_offset;

endmodule //main_p_sum_1
