#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: RICARDO

$ Start of Compile
#Tue Apr 25 22:50:18 2017

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\users\richie\desktop\4 semestre\dsd\registro practica 3\topregistro0.vhd":7:7:7:18|Top entity is set to topregistro0.
@W: CD266 :"C:/users/richie/desktop/4 semestre/dsd/registro practica 3/registro0.vhd":23:25:23:25|q is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:/users/richie/desktop/4 semestre/dsd/registro practica 3/registro0.vhd":28:15:28:15|q is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:/users/richie/desktop/4 semestre/dsd/registro practica 3/registro0.vhd":33:16:33:16|q is not readable.  This may cause a simulation mismatch.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 25 22:50:19 2017

###########################################################]
