[
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Favalli",
        "given": "M."
      },
      {
        "family": "Ricco",
        "given": "B."
      },
      {
        "family": "Bryant",
        "given": "R."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "In proceedings of the International F/orkshop on Low Poy,er Design",
      "InIEEE Transactions on C o mpu t e r s, v olume C-3 5"
    ],
    "date": [
      "1994-04"
    ],
    "note": [
      "l, August I 98 6."
    ],
    "pages": [
      "27–32,",
      "67 7 –69"
    ],
    "title": [
      "Analysis of hazard contribution to power dissipation in CMOS ICs",
      "Graph-based algorithms for Boolean function manipulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chakravarty",
        "given": "S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "In proceedings of the 2Tth Annual Allerton Conference on Communication, Control and Computing"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "730–739,"
    ],
    "title": [
      "On the complexity of using BDDs for the synthesis and analysis of Boolean circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "el",
        "given": "D.Dobberpuhl",
        "particle": "et"
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Digest of Technical papers, ISSC '92"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "106–107"
    ],
    "publisher": [
      ""
    ],
    "title": [
      "A 200M11Z,64b, dual issue CMOS microprocessor"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Fjeldly",
        "given": "T.A."
      },
      {
        "family": "Shur",
        "given": "M."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices,40(1):137-145"
    ],
    "date": [
      "1993-01"
    ],
    "title": [
      " Threshold voltage modeling and the subthreshold regime of operation of short-channel MOSFET's"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "H."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "ln IEEE Transactions on Circuits and Sys te ms"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "979"
    ],
    "title": [
      "Controllability/observability of digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "In proceedings of theACful/IEEE Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "253–259,"
    ],
    "title": [
      "Estimation of average switching activity in combinational and sequential circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hedenstierna",
        "given": "N."
      },
      {
        "family": "Jeppson",
        "given": "K."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "\" IEEE Transactions on Computer-Aided Design of Integrated Circuits ond Systems"
    ],
    "date": [
      "1987-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "270–281"
    ],
    "title": [
      "'CMOS circuit speed and buffer optimization"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "King",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IIIEEE Journal of Solid State C ircaits"
    ],
    "title": [
      "Accurate simulation of power dissipation in VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "2 l(5):889-89 l, Oct. I 986"
    ]
  },
  {
    "citation-number": [
      "0"
    ],
    "date": [
      "1987"
    ],
    "editor": [
      {
        "family": "Lisanke",
        "given": "R."
      }
    ],
    "publisher": [
      "Microelectronics Center of North Carolinq Research Triangle Park. North Carolina"
    ],
    "title": [
      "FSM benchmark suite"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "R. Marculescu",
        "given": "I.",
        "particle": "l]"
      },
      {
        "family": "Marculescu",
        "given": "D."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "container-title": [
      "In proceedings of IhelEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "294–299,"
    ],
    "title": [
      "Logic level power estimation considering spatio-temporal correlations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Najm",
        "given": "F."
      },
      {
        "family": "Burch",
        "given": "R."
      },
      {
        "family": "Yang",
        "given": "P."
      },
      {
        "family": "Hajj",
        "given": "I."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "ln IEEE Transactions on CAD,1990"
    ],
    "pages": [
      "439–450"
    ],
    "title": [
      "Probabilistic simulation for reliability analysis of CMOS VLSI circuits"
    ],
    "type": "chapter",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "\"IEEE Transactions on Computer-AidedDesignof"
    ],
    "date": [
      "1993"
    ],
    "title": [
      " Transition density: A new measure of activity in digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "IntegratedCircuitsandSystems,12(2):310-321,February"
    ]
  },
  {
    "author": [
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Preas",
        "given": "B.T."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "In proceedings of the IEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1989-11"
    ],
    "pages": [
      "390–393,"
    ],
    "title": [
      "Interconnection length estimation for optimized standard cell layous"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Powers",
        "given": "U5l R.A."
      }
    ],
    "container-title": [
      "Proceedings of IEEN"
    ],
    "date": [
      "April I 995"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "687–693"
    ],
    "title": [
      " Batteries for low powerelectronics"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Rajgopal",
        "given": "S."
      },
      {
        "family": "Mehta",
        "given": "G."
      },
      {
        "family": "Small",
        "given": "C."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "In proceedings of the International llorkshop on Loy, Power Design"
    ],
    "date": [
      "1994-02-17"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "9–",
      "4 –46,"
    ],
    "title": [
      "Experiences with simulation-based schematic level current estimation",
      "Shrinking devices put the squeeze on system packagin g.\"EDN"
    ],
    "type": "article-journal",
    "volume": [
      "4, April I 994. [ 7",
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "In proceedings of theIEEE Inlernalional Conference on Computer Aided Design"
    ],
    "date": [
      "1993-11"
    ],
    "pages": [
      "224–228,"
    ],
    "title": [
      "Efficient estimation of dynamic power dissipation under a real delay model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Turgis",
        "given": "S."
      },
      {
        "family": "Azemard",
        "given": "N."
      },
      {
        "family": "Auvergne",
        "given": "D."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "\" lnProceedings of the 1995 International Symposium on Low Power Desi gn"
    ],
    "date": [
      "April I 995"
    ],
    "pages": [
      "129 –13 4,"
    ],
    "title": [
      " Explicit evaluation of short circuit power dissipation for CMOS logic structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tyagi",
        "given": "A."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of theIEEE International Conference on Computer Aided Design,pages 53G-533"
    ],
    "date": [
      "1987-11"
    ],
    "title": [
      "Hercules: A power analyzer of MOS VLSI circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Veendrick",
        "given": "H.J.M."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "1984-08"
    ],
    "issue": [
      "468473"
    ],
    "title": [
      " Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Chaudhary",
        "given": "K."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "container-title": [
      "In proceedings of theACWIEEE Design Automation Coderence"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "A near optimal algorithm for technology mapping minimizing area under delay constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Iman",
        "given": "S."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "In proceedings of the ACLI,/IEEE Design Automation ConJerencq"
    ],
    "date": [
      "1996-06"
    ],
    "title": [
      "POSE: Power Estimation and Synthesis Environmen!"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "In proceedings of the ACLI/IEEE Design Automation Conference"
    ],
    "date": [
      "1987-06"
    ],
    "title": [
      "DAGON: Technology binding and local optimization by DAG matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1987"
    ],
    "editor": [
      {
        "literal": "editor."
      }
    ],
    "publisher": [
      "Microelectronics Center of North Carolina, Research Triangle Park. North"
    ],
    "title": [
      "Lisanke",
      "FSM benchmark suite"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DeMicheli",
        "given": "F.Mailhor G."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "In proceedings of European Conference on Design Automation"
    ],
    "date": [
      "1990-03"
    ],
    "title": [
      "Technology mapping using Boolean matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of Califomia"
    ],
    "title": [
      "Logic Synthesis for VLSI Design"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      }
    ],
    "citation-number": [
      "7"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "University of Californi4 Berkeley,1992"
    ],
    "title": [
      "Don't Cares in Multi-Level Network Optimization"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "A.A."
      },
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "In proceedings of thelEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1992-11"
    ],
    "title": [
      "On average power dissipation and random pattem testability of CMOS combinational logic networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "ln IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "–9",
      "0–1122"
    ],
    "title": [
      "Power efficient technology decomposition and mapping under an extended power consumption model"
    ],
    "type": "chapter",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "0"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "publisher": [
      "UC Berkeley"
    ],
    "title": [
      "Algorithms for Multi-Level Logic Optimizations"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "McMullen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      ""
    ],
    "date": [
      "1984"
    ],
    "publisher": [
      "Synthesis.\".K/urver Academic Publishers Boston"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "ln IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1992-03"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Estimation of Power Dissipation in CMOS Combinational Circuits using Boolean Manipulations"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Fleisher",
        "given": "H."
      },
      {
        "family": "Maissel",
        "given": "L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IBM Journal of Rese arch and Development"
    ],
    "date": [
      "1975-03-19"
    ],
    "pages": [
      "98–109"
    ],
    "title": [
      "An introduction to array logic"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kohavi",
        "given": "Z."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1978"
    ],
    "location": [
      "New Yoro"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Switching and Finite Automata Theory, second ed"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Marculescu",
        "given": "R."
      },
      {
        "family": "Marculescu",
        "given": "D."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "In proceedings of theIEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "294–299,"
    ],
    "title": [
      "Logic level power estimation considering spatio+emporal conelations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McCluscky",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Bell Syst. Technical Joumal"
    ],
    "date": [
      "1956-11"
    ],
    "pages": [
      "4 7 –1444"
    ],
    "title": [
      "Minimization of Boolean functions"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "W.Quine.\"Theproblemofsimplifringtruthfunctions,\"AmericanMath.Monthly59,1952,52l-531."
      }
    ],
    "citation-number": [
      "7"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Quine",
        "given": "W."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "American Math. Monthly"
    ],
    "date": [
      "1995-11"
    ],
    "title": [
      "A way to simpli] truth functions"
    ],
    "type": "article-journal",
    "volume": [
      "62"
    ]
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of Californi4"
    ],
    "title": [
      "Logic Synthesis for VLSI Design"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "A.A."
      },
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "0"
    ],
    "container-title": [
      "In proceedings of thelEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1992-11"
    ],
    "title": [
      "On average power dissipation and random pattem testability of CMOS combinational logic networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "I l ] D. Stirzaker."
      }
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Elementary Probability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Xie",
        "given": "S.B.K.Vrudhul4 H.Y."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "In proceedings of lhe Internalional ll/orl<shop on Low Pover Design"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "2 –26,"
    ],
    "title": [
      "Techniques for CMOS Power Estimation and Logic Synthesis for Low Power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "McMullen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      ""
    ],
    "date": [
      "1984"
    ],
    "publisher": [
      "/awer Academic Publisierg Boston"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "ln IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1992-03"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Estimation of Power Dissipation in CMOS Combinational Circuits using Boolean Manipulations"
    ],
    "type": "article-journal",
    "volume": [
      "l"
    ]
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of Califomi4"
    ],
    "title": [
      "Logic Synthesis for VLSI Design"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "literal": ""
      }
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Report M92l4l,"
    ],
    "publisher": [
      "UC Berkeley"
    ],
    "title": [
      "SIS: A system for sequential circuit synthesis"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "McMullen",
        "given": "C."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "In proceedings ofthe lnternational Symposium on Circuits and Systemspages 49-54,1982"
    ],
    "title": [
      "The decomposition and factorization of boolean expressions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "ln proceedings oflheIEEE Interndtional Conference on Computer-Aided Design"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Multi-level Logic Optimization and the Rectangular Covering Problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marculescu",
        "given": "R."
      },
      {
        "family": "Marculescu",
        "given": "D."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "In proceedings ofthelEEE International Conlerence on Computer Aided Design"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "294–299"
    ],
    "title": [
      "Logic level polver estimation considering spatio-temporal conelations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "C.Prasad",
        "given": "S."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1993-12"
    ],
    "title": [
      "Circuit activity based logic synthesis for low power reliable operations"
    ],
    "type": "chapter",
    "volume": [
      "l(4):503-513"
    ]
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of Califomi4"
    ],
    "title": [
      "Logic Synthesis for VLSI Design"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "A.A."
      },
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "In proceedings of thelEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1992-11"
    ],
    "title": [
      "On average power dissipation and random pattern testability of CMOS combinational logic networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "ln |EEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "–9",
      "110–1 122"
    ],
    "title": [
      "Power efficient technology decomposition and mapping under an extended power consumption model"
    ],
    "type": "chapter",
    "volume": [
      "I3"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "publisher": [
      "UC Berkeley"
    ],
    "title": [
      "Algorithms for Multi-Level Logic Optimizations"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "literal": ""
      }
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Report M92/41,"
    ],
    "publisher": [
      "UC Berkeley"
    ],
    "title": [
      "SIS: A system for sequential circuit synthesis"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "ln proceedings of the IEEE Tranactions"
    ],
    "date": [
      "1990-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "264–300"
    ],
    "title": [
      "Multi-Level Logic Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "T3"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "McMullen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1984"
    ],
    "publisher": [
      "Synthesis.\",(/nrwr Academic Publishers Boston"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cerny",
        "given": "E."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "InIE E Transactions on C omputers"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "197 7"
    ],
    "title": [
      "An Approach to Unified Methodology of Combinational Switching Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      },
      {
        "family": "Berthet",
        "given": "C."
      },
      {
        "family": "Madre",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "In proceedings of thellorl<shop on Automatic Verification Methodsfor Finite Sate Systems"
    ],
    "location": [
      "Grenoble, France, I"
    ],
    "pages": [
      "989"
    ],
    "title": [
      "Verification of Sequential Machines based on Symbolic Execution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Damiani",
        "given": "M."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "In proceedings of the IEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1990-11"
    ],
    "pages": [
      "502–505,"
    ],
    "title": [
      "Observability Don't Care Sets and Boolean Relations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Halatsis",
        "given": "C."
      },
      {
        "family": "Gaitanis",
        "given": "N."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "ln IEEE Transaction on Computers"
    ],
    "date": [
      "1978-11"
    ],
    "pages": [
      "10621–1068,"
    ],
    "title": [
      "lnedundant normal forms and minimal dependence sets of a boolean function"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "J."
      },
      {
        "family": "Cain",
        "given": "R.G."
      },
      {
        "family": "Ostapko",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "lnlBM journal of Research and Development,volume"
    ],
    "date": [
      "1974-09"
    ],
    "pages": [
      "443458,"
    ],
    "title": [
      "MNI: A heuristic approach for logic minimization"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Iman",
        "given": "S."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Desig4"
    ],
    "date": [
      "1996-08"
    ],
    "title": [
      "An approach for multi-level logic optimization targeting low power"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Leonard",
        "given": "C.K."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "0"
    ],
    "container-title": [
      "In proceedings of lhe International Symposium on Low Power Desig4"
    ],
    "date": [
      "1995-04"
    ],
    "pages": [
      "227–232,"
    ],
    "title": [
      "An Estimation Technique to Guide Low Power Resynthesis Algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malik",
        "given": "A.A."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      " 1"
    ],
    "container-title": [
      "In proceedings of thelEEE International Conference on Computer Aided Desrin"
    ],
    "date": [
      "1988-11"
    ],
    "title": [
      "A modified approach to two-level logic minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "In proceedings oftheIEEE International Conference on Computer Aided Design,1989"
    ],
    "title": [
      "Consistency and Observability Invariance in Multi-Level Logic Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kambayashi",
        "given": "S.Murog4 Y."
      },
      {
        "family": "Lai",
        "given": "H.C."
      },
      {
        "family": "Culliney",
        "given": "J.N."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "InIEEE Transactions on Computers"
    ],
    "date": [
      "1989-10"
    ],
    "title": [
      "The Transduction Method - Design of Logic Networks Based on Permissible Functions"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of Californi4"
    ],
    "title": [
      "Logic Synthesis for VLSI Design"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      }
    ],
    "citation-number": [
      " 5"
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of Califomi4"
    ],
    "title": [
      "Don't Cares in Multi-Level Network Optimization"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "U6l A.A."
      },
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "container-title": [
      "In proceedings of theIEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1992-11"
    ],
    "title": [
      "On average power dissipation and random pattem testability of CMOS combinational logic nefworks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bahar",
        "given": "R.I."
      },
      {
        "family": "Gaona",
        "given": "E.A.Frohm C.M."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Pardo",
        "given": "A."
      },
      {
        "given": "F."
      }
    ],
    "citation-number": [
      ""
    ],
    "container-title": [
      "in the proceedings of IEEE/ACM International Conference of Computer-Aided Design"
    ],
    "date": [
      "1993-11"
    ],
    "pages": [
      "188–191,"
    ],
    "title": [
      "Somenzi,.,Algebraic decision diagrams and their applications\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bahar",
        "given": "R.I."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "in the proceedings ofIEEE/ACM Intemational Conference of Computer-Aided Design"
    ],
    "date": [
      "1994-11"
    ],
    "pages": [
      "368–371,"
    ],
    "title": [
      "A symbolic method to reduce power consumption ofcircuits containing false paths\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1986-08"
    ],
    "pages": [
      "677–691,"
    ],
    "title": [
      "Graph-based algorithms for Boolear function manipulation\""
    ],
    "type": "chapter",
    "volume": [
      "C-35"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1987-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1062–1081,"
    ],
    "title": [
      "MIS: A multiple-level logic optimization system"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings ofIEEE"
    ],
    "date": [
      "1990-02"
    ],
    "pages": [
      "264–300,"
    ],
    "title": [
      "Multilevel logic synthesis\""
    ],
    "type": "paper-conference",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Chaudhary",
        "given": "K."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "in the proceedings of IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1992-06"
    ],
    "pages": [
      "492–498,"
    ],
    "title": [
      "A near-optimal algorithm for technology mapping minimizing area under delay constraints\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Darringer",
        "given": "J."
      },
      {
        "family": "Brand",
        "given": "D."
      },
      {
        "family": "Gerbi",
        "given": "J."
      },
      {
        "family": "Joyner",
        "given": "W."
      },
      {
        "family": "Trevillyan",
        "given": "L."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "lBM Joumal of Research and Development"
    ],
    "date": [
      "1984-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "537–545,"
    ],
    "title": [
      "LSS: A system for production logic synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Detjens",
        "given": "E."
      },
      {
        "family": "Gannot",
        "given": "G."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "in the proceedings of IEEE/ACM International Conference of Computer-Aided Design"
    ],
    "date": [
      "1987-11"
    ],
    "genre": [
      "I l6-l 19,"
    ],
    "pages": [],
    "title": [
      "Technology mapping in MIS\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ercolani",
        "given": "S."
      },
      {
        "family": "Favalli",
        "given": "M."
      },
      {
        "family": "Damiani",
        "given": "M."
      },
      {
        "family": "Olivo",
        "given": "P."
      },
      {
        "family": "Ricco",
        "given": "B."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "in the proceedings of European Testing Conference"
    ],
    "pages": [
      "32–138,1989"
    ],
    "title": [
      "Estimate of signal probability in combinational logic networks\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "l0"
    ],
    "container-title": [
      "in the proceedings of IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1992-06"
    ],
    "pages": [
      "253–259,"
    ],
    "title": [
      "Estimation of average switching activity in combinational and sequential circuits\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D. Gregory",
        "given": "Il",
        "particle": "l]"
      },
      {
        "family": "Bartlett",
        "given": "K."
      },
      {
        "family": "Geus",
        "given": "A.",
        "particle": "de"
      },
      {
        "family": "Hachtel",
        "given": "G."
      }
    ],
    "container-title": [
      "in the proceedings of IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1986-06"
    ],
    "pages": [
      "79–85,"
    ],
    "title": [
      "SOCRATES: A system for automarically synthesizing and optimizing combinational logic\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Transactions on Computer"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "1496–1506,"
    ],
    "title": [
      "A NAND model for fault diagnosis in combinational logic networks\""
    ],
    "type": "chapter",
    "volume": [
      "C-20"
    ]
  },
  {
    "author": [
      {
        "family": "Huffman",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the IRE"
    ],
    "date": [
      "1952-09"
    ],
    "genre": [
      "l0l,"
    ],
    "pages": [
      "1098–"
    ],
    "title": [
      "A method for the construction of minimum redundancy codes"
    ],
    "type": "paper-conference",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A."
      },
      {
        "family": "Johnson",
        "given": "S."
      }
    ],
    "citation-number": [
      "t4"
    ],
    "container-title": [
      "Joumal of ACM"
    ],
    "date": [
      "1976-07"
    ],
    "pages": [
      "488–501,"
    ],
    "title": [
      "Optimal code generation for expression trees\""
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "in the proceedings of IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1987-06"
    ],
    "pages": [
      "34 –347,"
    ],
    "title": [
      "Dagon: Technology binding and local optimization by DAG matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Larmore",
        "given": "L."
      },
      {
        "family": "Hirschberg",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Journal of ACM"
    ],
    "date": [
      "1990-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "464–473,"
    ],
    "title": [
      "A fast algorithm for optimal length-limited Huffman codes\""
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Ishikawa",
        "given": "J."
      },
      {
        "family": "Sato",
        "given": "H."
      },
      {
        "family": "Hiramine",
        "given": "M."
      },
      {
        "family": "Ishida",
        "given": "K."
      },
      {
        "family": "Oguri",
        "given": "S."
      },
      {
        "family": "Kazuma",
        "given": "Y."
      },
      {
        "family": "Murai",
        "given": "S."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "in the proceedings ofIEEE/ACM International Conference on Computer Design"
    ],
    "date": [
      "1988-10"
    ],
    "pages": [
      "262–266,"
    ],
    "title": [
      "A rule based reorganization system LORES/EX"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "S."
      }
    ],
    "citation-number": [
      "8"
    ],
    "genre": [
      "Technical Repor!"
    ],
    "location": [
      "Research Triangle Park, NC, January, l99l"
    ],
    "publisher": [
      "Microelectronics Center of North Carolina"
    ],
    "title": [
      "Logic synthesis and optimization benchmarks user guide version 3.0"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "F."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "in the proceedings of IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1991-06"
    ],
    "pages": [
      "644–649,"
    ],
    "title": [
      "Najm \"Transition density: A stochastic measure of activity in digital circuits\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "D.S.Parker Jr."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "\"SIAM Joumal of Computing"
    ],
    "date": [
      "1980-08"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "470–489,"
    ],
    "title": [
      "Conditions for optimality of the Huffman algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Rohfleisch",
        "given": "B."
      },
      {
        "family": "Kolbl",
        "given": "A."
      },
      {
        "family": "Wurth",
        "given": "B."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "in the proceedings of IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "789–794, ,"
    ],
    "title": [
      "Reducing power dissipation after technology mapping by sfuctural transformation\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "22"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "Universi$ of California"
    ],
    "title": [
      "Rudell \"Logic synthesis for VLSI design\""
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "given": "HSavoj"
      },
      {
        "given": "H.-YWang"
      },
      {
        "family": "A. A. Shen",
        "particle": "l24l"
      },
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "in the proceedings of the Intemational Workshop on Logic Synthesis\"",
      "in the proceedings of IEEE/ACM International Conference of Computer-Aided Design"
    ],
    "date": [
      "1991-05",
      "1992-11"
    ],
    "pages": [
      "402–407,"
    ],
    "title": [
      "Improved scripts in MIS-ll for logic minimization of combinational circuits\"",
      "On average power dissipation and random paftern testability of CMOS combinational logic networks\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "K.J."
      },
      {
        "family": "Wang",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "in the proceedings of IEEE/ACM International Conference of Computer-Aided Design"
    ],
    "date": [
      "1988-11"
    ],
    "pages": [
      "282–285,"
    ],
    "title": [
      "Timing optimization of combinational logic\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stockmeyer",
        "given": "L."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "lnformation and Control"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "9 –101,"
    ],
    "title": [
      "Optimal orientations of cells in slicing floorplan designs"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "given": "HJTouati"
      },
      {
        "given": "CWMoon"
      },
      {
        "given": "RKBrayton"
      },
      {
        "given": "AWang"
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "in the proceedings of the Sixth M.I.T. Conference on Advanced Research in VLSI"
    ],
    "date": [
      "1990-04"
    ],
    "pages": [
      "79–97,"
    ],
    "title": [
      "Performance-oriented technology mapping\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "C.Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "in the proceedings of IEEE/ACM Intemational Conference of Computer-Aided Desi gn"
    ],
    "note": [
      "Nov ember, 1 993."
    ],
    "pages": [
      "224 –228,"
    ],
    "title": [
      "Efficient Estimation of Dynamic Power Consumption under a Real Delay Model\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "I.U.S.C."
      },
      {
        "family": "Cheng",
        "given": "K.T."
      },
      {
        "family": "Woo",
        "given": "N.S."
      },
      {
        "family": "Marek-Sadowskq",
        "given": "M."
      }
    ],
    "container-title": [
      "In proceedings of the ACM/IEEE Design Automation Conferencg"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "308–313,"
    ],
    "title": [
      "Layout driven logic synthesis for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "K.T. Cheng",
        "particle": "t2l"
      },
      {
        "family": "Entrena",
        "given": "L.A."
      }
    ],
    "container-title": [
      "ln European Conference on Design Aulomation"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "373 377 ,"
    ],
    "title": [
      "MultiJevel logic optimization by redundancy addition and removal"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Enrena",
        "given": "L.A."
      },
      {
        "family": "Cheng",
        "given": "K.T."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "In proceedings of the IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "1993-11"
    ],
    "genre": [
      "I 5,"
    ],
    "pages": [
      "3 1 0–3"
    ],
    "title": [
      "Sequential Logic Optimization by redundancy addition and removal"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kirkland",
        "given": "T."
      },
      {
        "family": "Mercer",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "In proceedings of the ACIWIEEE Design Automation Conferencg"
    ],
    "date": [
      "1987-06"
    ],
    "pages": [
      "502–508,"
    ],
    "title": [
      "A topological search algorithm for ATPG"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kunz",
        "given": "W."
      },
      {
        "family": "Pradhan",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "In proceedings oflhelnternational Test Conference"
    ],
    "date": [
      "1992-10"
    ],
    "pages": [
      "8 6–825,"
    ],
    "title": [
      "Recursive leaming: An attractive altemative to the decision tree for test generation digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rohfleisch",
        "given": "B."
      },
      {
        "family": "Wurth",
        "given": "B."
      },
      {
        "family": "Antreich",
        "given": "K."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "in proceedings of the ACt'llIEEE Design Automation Conference"
    ],
    "date": [
      "1995-06"
    ],
    "pages": [
      "668 672,"
    ],
    "title": [
      "Logic clause analysis for delay optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rohleisch",
        "given": "B."
      },
      {
        "family": "Kolbl",
        "given": "A."
      },
      {
        "family": "Wurth",
        "given": "B."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "In proceedings of theACilI/IEEE Design Automation Conferencg"
    ],
    "date": [
      "1996-06"
    ],
    "title": [
      "Reducing power dissipation after technology mapping by structural transformations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M."
      },
      {
        "family": "Auth",
        "given": "E."
      },
      {
        "family": "A. Waicukauski",
        "particle": "t9l j."
      },
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Forlenza",
        "given": "D.O."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "McCarthy",
        "given": "T."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "In proceedings oftheFault Tolerant Computing Symposium",
      "VLSI Systems Design"
    ],
    "date": [
      "1988-06",
      "1985"
    ],
    "pages": [
      "30–34,"
    ],
    "title": [
      "Advanced Automatic test pattem generation and redundancy identification techniques",
      "Fault simulation for structures VLSI"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": ""
      },
      {
        "family": "S. Chakavarty",
        "particle": "l2l"
      }
    ],
    "container-title": [
      "In proceedings ofthe 27th Annual Allerton ConJerence on Communication, Control and Computing"
    ],
    "date": [
      "1992",
      "1989"
    ],
    "genre": [
      "Report M92l41,"
    ],
    "pages": [
      "730–739,"
    ],
    "publisher": [
      "UC Berkeley"
    ],
    "title": [
      "SIS: A system for sequential circuit synthesis",
      "On the complexity of using BDDs for the synthesis and analysis of boolean circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "C-S. Ding",
        "particle": "t3l"
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Iman",
        "given": "S."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "R. Marculescu",
        "particle": "t5l"
      },
      {
        "family": "Marculescu",
        "given": "D."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "t4"
    ],
    "container-title": [
      "In proceedings oftheSymposium on Low Power Electronics September 1995",
      "In proceedings of the ACWIEEE Design Automation Conferencq",
      "In proceedings of the IEEE International ConJerence on Computer Aided Design"
    ],
    "date": [
      "1995-06",
      "1994"
    ],
    "pages": [
      "294–299,"
    ],
    "title": [
      "Tagged probabilistic simulation provides accurate and efficient power estimates atthe gate level",
      "Logic extraction and factorization for low power",
      "Logic level power estimation considering spatio-temporal conelations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "R. Rudell",
        "particle": "t6l"
      }
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of Califomi4"
    ],
    "title": [
      "Logic Synthesis for VLSI Design"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Tsui",
        "given": "Ul C.-Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Chen",
        "given": "C.-H."
      },
      {
        "family": "Despain",
        "given": "A.M."
      },
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "container-title": [
      "In proceedings of lhelEEE International ConJerence on Computer Aided Design"
    ],
    "date": [
      "1994-11"
    ],
    "note": [
      "ln IEEE Transactions on Computer Aided Des ign, Y ol.-13, No.-9 ( I 994), pages I I I 0- I I 22."
    ],
    "pages": [
      "82–87,",
      "81"
    ],
    "title": [
      "Low power state assignment targeting two- and multiJevel logic implementations",
      "Power efficient technology decomposition and mapping under an extended power consumption model"
    ],
    "type": "paper-conference"
  }
]
