

================================================================
== Vivado HLS Report for 'my_ip_hls'
================================================================
* Date:           Sun Apr 21 19:20:40 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        my_ip_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 4.40ns
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%rule3cnt_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule3cnt_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%rule2cnt_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule2cnt_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%rule1cnt_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule1cnt_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%rule3_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule3_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%rule2_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule2_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%rule1_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule1_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rule3cnt_V_c6 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rule2cnt_V_c5 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rule1cnt_V_c4 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rule3_V_c3 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rule2_V_c2 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rule1_V_c1 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rule3cnt_V_buf_c33 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rule2cnt_V_buf_c32 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rule1cnt_V_buf_c31 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rule1cnt_V_buf_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rule2cnt_V_buf_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rule3cnt_V_buf_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rule3cnt_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rule2cnt_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rule1cnt_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rule3_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rule2_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rule1_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (3.40ns)   --->   "call void @my_ip_hls.entry3(i32 %rule1_V_read, i32 %rule2_V_read, i32 %rule3_V_read, i32 %rule1cnt_V_read, i32 %rule2cnt_V_read, i32 %rule3cnt_V_read, i32* %rule1_V_c1, i32* %rule2_V_c2, i32* %rule3_V_c3, i32* %rule1cnt_V_c4, i32* %rule2cnt_V_c5, i32* %rule3cnt_V_c6)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call fastcc void @my_ip_hls.entry90(i32* nocapture %rule1_V_c1, i32* nocapture %rule2_V_c2, i32* nocapture %rule3_V_c3, i32* nocapture %rule1cnt_V_c4, i32* nocapture %rule2cnt_V_c5, i32* nocapture %rule3cnt_V_c6, i32* %rule1_V_c, i32* %rule2_V_c, i32* %rule3_V_c, i32* %rule1cnt_V_c, i32* %rule2cnt_V_c, i32* %rule3cnt_V_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @ps2ip_fifo(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V)" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call fastcc void @Block_codeRepl6_proc(i32* nocapture %rule3cnt_V_c, i32* nocapture %rule2cnt_V_c, i32* nocapture %rule1cnt_V_c, i32* %rule3cnt_V_buf_c, i32* %rule2cnt_V_buf_c, i32* %rule1cnt_V_buf_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @ps2ip_fifo(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V)" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 2.14ns
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%regrule1_V_channel = call fastcc i32 @okanonas82(i32* %rule1_V_c)" [my_ip_hls/my_ip_hls.cpp:35]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%regrule2_V_channel = call fastcc i32 @okanonas83(i32* %rule2_V_c)" [my_ip_hls/my_ip_hls.cpp:36]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%regrule3_V_channel = call fastcc i32 @okanonas(i32* %rule3_V_c)" [my_ip_hls/my_ip_hls.cpp:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [2/2] (2.14ns)   --->   "call fastcc void @core(i32 %regrule1_V_channel, i32 %regrule2_V_channel, i32 %regrule3_V_channel, i32* %rule1cnt_V_buf_c, i32* %rule2cnt_V_buf_c, i32* %rule3cnt_V_buf_c, i32* %rule1cnt_V_buf_c31, i32* %rule2cnt_V_buf_c32, i32* %rule3cnt_V_buf_c33)" [my_ip_hls/my_ip_hls.cpp:35]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @core(i32 %regrule1_V_channel, i32 %regrule2_V_channel, i32 %regrule3_V_channel, i32* %rule1cnt_V_buf_c, i32* %rule2cnt_V_buf_c, i32* %rule3cnt_V_buf_c, i32* %rule1cnt_V_buf_c31, i32* %rule2cnt_V_buf_c32, i32* %rule3cnt_V_buf_c33)" [my_ip_hls/my_ip_hls.cpp:35]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 44 [3/3] (0.00ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:51]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 3.40ns
ST_7 : Operation 45 [2/3] (3.40ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:51]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 46 [1/3] (0.00ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:51]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:15]
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_da, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i32* @ip2psFifo_V_data_V, i32* @ip2psFifo_V_data_V)"
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ip2psFifo_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_la, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i1* @ip2psFifo_V_last_V, i1* @ip2psFifo_V_last_V)"
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ip2psFifo_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i4* @ip2psFifo_V_strb_V, i4* @ip2psFifo_V_strb_V)"
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* @ip2psFifo_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_da, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i32* @ps2ipFifo_V_data_V, i32* @ps2ipFifo_V_data_V)"
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ps2ipFifo_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_la, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i1* @ps2ipFifo_V_last_V, i1* @ps2ipFifo_V_last_V)"
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ps2ipFifo_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i4* @ps2ipFifo_V_strb_V, i4* @ps2ipFifo_V_strb_V)"
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* @ps2ipFifo_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %slaveIn_V_data_V), !map !84"
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %slaveIn_V_strb_V), !map !88"
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %slaveIn_V_last_V), !map !92"
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %masterOut_V_data_V), !map !96"
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %masterOut_V_strb_V), !map !100"
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %masterOut_V_last_V), !map !104"
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule1_V), !map !108"
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule2_V), !map !114"
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule3_V), !map !118"
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule1cnt_V), !map !122"
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule2cnt_V), !map !126"
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule3cnt_V), !map !130"
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @my_ip_hls_str) nounwind"
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule1_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:6]
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule2_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:7]
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule3_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:8]
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule1cnt_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:9]
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule2cnt_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:10]
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule3cnt_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:11]
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V, [5 x i8]* @p_str313, i32 1, i32 1, [5 x i8]* @p_str414, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:16]
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V, [5 x i8]* @p_str313, i32 1, i32 1, [5 x i8]* @p_str414, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:17]
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:18]
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @rule1_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1_V_c, i32* %rule1_V_c)"
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @rule2_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2_V_c, i32* %rule2_V_c)"
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @rule3_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3_V_c, i32* %rule3_V_c)"
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @rule1cnt_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1cnt_V_c, i32* %rule1cnt_V_c)"
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1cnt_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @rule2cnt_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2cnt_V_c, i32* %rule2cnt_V_c)"
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2cnt_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @rule3cnt_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3cnt_V_c, i32* %rule3cnt_V_c)"
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3cnt_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @rule1_OC_V_c1_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1_V_c1, i32* %rule1_V_c1)"
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1_V_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @rule2_OC_V_c2_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2_V_c2, i32* %rule2_V_c2)"
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2_V_c2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @rule3_OC_V_c3_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3_V_c3, i32* %rule3_V_c3)"
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3_V_c3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @rule1cnt_OC_V_c4_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1cnt_V_c4, i32* %rule1cnt_V_c4)"
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1cnt_V_c4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @rule2cnt_OC_V_c5_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2cnt_V_c5, i32* %rule2cnt_V_c5)"
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2cnt_V_c5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @rule3cnt_OC_V_c6_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3cnt_V_c6, i32* %rule3cnt_V_c6)"
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3cnt_V_c6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @rule3cnt_OC_V_OC_buf_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3cnt_V_buf_c, i32* %rule3cnt_V_buf_c)"
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3cnt_V_buf_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @rule2cnt_OC_V_OC_buf_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2cnt_V_buf_c, i32* %rule2cnt_V_buf_c)"
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2cnt_V_buf_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @rule1cnt_OC_V_OC_buf_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1cnt_V_buf_c, i32* %rule1cnt_V_buf_c)"
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1cnt_V_buf_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @rule1cnt_OC_V_OC_buf, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1cnt_V_buf_c31, i32* %rule1cnt_V_buf_c31)"
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1cnt_V_buf_c31, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @rule2cnt_OC_V_OC_buf, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2cnt_V_buf_c32, i32* %rule2cnt_V_buf_c32)"
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2cnt_V_buf_c32, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @rule3cnt_OC_V_OC_buf, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3cnt_V_buf_c33, i32* %rule3cnt_V_buf_c33)"
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3cnt_V_buf_c33, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "call fastcc void @okanonas284(i32* nocapture %rule1cnt_V_buf_c31)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "call fastcc void @okanonas285(i32* nocapture %rule2cnt_V_buf_c32)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "call fastcc void @okanonas2(i32* nocapture %rule3cnt_V_buf_c33)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [my_ip_hls/my_ip_hls.cpp:54]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.4ns
The critical path consists of the following:
	s_axi read on port 'rule3cnt_V' [22]  (1 ns)
	'call' operation to 'my_ip_hls.entry3' [105]  (3.4 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 2.14ns
The critical path consists of the following:
	'call' operation ('regrule1_V_channel', my_ip_hls/my_ip_hls.cpp:35) to 'okanonas82' [114]  (0 ns)
	'call' operation (my_ip_hls/my_ip_hls.cpp:35) to 'core' [124]  (2.14 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 3.4ns
The critical path consists of the following:
	'call' operation (my_ip_hls/my_ip_hls.cpp:51) to 'ip2ps_fifo' [128]  (3.4 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
