
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sattu-supari/Documents/Sem2/AESP/project/LWIP_Trials04/LWIP_Trials04.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sattu-supari/Documents/Sem2/AESP/project/LWIP_Trials04/LWIP_Trials04.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1221.082 ; gain = 308.070 ; free physical = 246 ; free virtual = 3482
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1266.102 ; gain = 37.016 ; free physical = 240 ; free virtual = 3477
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1796353af

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e6323687

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1611.594 ; gain = 0.000 ; free physical = 119 ; free virtual = 3118

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 38 cells.
Phase 2 Constant Propagation | Checksum: 197323f81

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1611.594 ; gain = 0.000 ; free physical = 118 ; free virtual = 3118

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 64 unconnected nets.
INFO: [Opt 31-11] Eliminated 98 unconnected cells.
Phase 3 Sweep | Checksum: 1f8b571aa

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1611.594 ; gain = 0.000 ; free physical = 118 ; free virtual = 3118

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1611.594 ; gain = 0.000 ; free physical = 118 ; free virtual = 3118
Ending Logic Optimization Task | Checksum: 1f8b571aa

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1611.594 ; gain = 0.000 ; free physical = 119 ; free virtual = 3118

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f8b571aa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1611.594 ; gain = 0.000 ; free physical = 118 ; free virtual = 3118
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1611.594 ; gain = 390.512 ; free physical = 118 ; free virtual = 3118
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1643.609 ; gain = 0.000 ; free physical = 115 ; free virtual = 3119
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sattu-supari/Documents/Sem2/AESP/project/LWIP_Trials04/LWIP_Trials04.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.609 ; gain = 0.000 ; free physical = 122 ; free virtual = 3125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.609 ; gain = 0.000 ; free physical = 122 ; free virtual = 3125

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1643.609 ; gain = 0.000 ; free physical = 122 ; free virtual = 3125
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.609 ; gain = 8.000 ; free physical = 118 ; free virtual = 3124

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.609 ; gain = 8.000 ; free physical = 118 ; free virtual = 3124

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.609 ; gain = 8.000 ; free physical = 118 ; free virtual = 3124
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2ee1bbb2

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.609 ; gain = 8.000 ; free physical = 118 ; free virtual = 3124

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 39feb682

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.609 ; gain = 8.000 ; free physical = 118 ; free virtual = 3126
Phase 1.2.1 Place Init Design | Checksum: a7bde1db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.254 ; gain = 18.645 ; free physical = 109 ; free virtual = 3118
Phase 1.2 Build Placer Netlist Model | Checksum: a7bde1db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.254 ; gain = 18.645 ; free physical = 109 ; free virtual = 3118

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: a7bde1db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.254 ; gain = 18.645 ; free physical = 109 ; free virtual = 3118
Phase 1 Placer Initialization | Checksum: a7bde1db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.254 ; gain = 18.645 ; free physical = 109 ; free virtual = 3118

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: a7bde1db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.254 ; gain = 18.645 ; free physical = 109 ; free virtual = 3118
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 2ee1bbb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.254 ; gain = 18.645 ; free physical = 109 ; free virtual = 3118
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1662.254 ; gain = 0.000 ; free physical = 107 ; free virtual = 3118
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1662.254 ; gain = 0.000 ; free physical = 142 ; free virtual = 3125
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1662.254 ; gain = 0.000 ; free physical = 143 ; free virtual = 3125
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1662.254 ; gain = 0.000 ; free physical = 141 ; free virtual = 3123
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 15cdf3a3 ConstDB: 0 ShapeSum: 1913c80f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ba8d6380

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1786.926 ; gain = 124.672 ; free physical = 111 ; free virtual = 3013

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ba8d6380

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1790.926 ; gain = 128.672 ; free physical = 109 ; free virtual = 3012

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ba8d6380

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1804.926 ; gain = 142.672 ; free physical = 128 ; free virtual = 3001
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 106db0682

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 123 ; free virtual = 2987
Phase 2 Router Initialization | Checksum: 106db0682

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 123 ; free virtual = 2987

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: ced33a33

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 123 ; free virtual = 2987

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987
Phase 4.1 Global Iteration 0 | Checksum: ced33a33

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987
Phase 4.2 Global Iteration 1 | Checksum: ced33a33

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987
Phase 4.3 Global Iteration 2 | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987
Phase 4.4 Global Iteration 3 | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987
Phase 4.5 Global Iteration 4 | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987
Phase 4 Rip-up And Reroute | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987
Phase 5.1 Delay CleanUp | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987
Phase 5 Delay and Skew Optimization | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987
Phase 6 Post Hold Fix | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: ced33a33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1818.980 ; gain = 156.727 ; free physical = 122 ; free virtual = 2987

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1819.121 ; gain = 156.867 ; free physical = 122 ; free virtual = 2987
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1819.121 ; gain = 0.000 ; free physical = 119 ; free virtual = 2987
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sattu-supari/Documents/Sem2/AESP/project/LWIP_Trials04/LWIP_Trials04.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/sattu-supari/Documents/Sem2/AESP/project/LWIP_Trials04/LWIP_Trials04.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jul  5 14:31:49 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:01:06 . Memory (MB): peak = 2126.105 ; gain = 306.984 ; free physical = 130 ; free virtual = 2669
INFO: [Common 17-206] Exiting Vivado at Wed Jul  5 14:32:00 2017...
