
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Fri Aug 15 16:45:06 2025
| Design       : top_dds
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                              
*********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                   
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                          
---------------------------------------------------------------------------------------------------------------------------------------------
 top_dds|sys_clk          1000.0000    {0.0000 500.0000}   Declared        273          40  {sys_clk}                                        
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared        105           8  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}      
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR} 
=============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_dds|sys_clk                           
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top_dds|sys_clk             1.0000 MHz    320.3075 MHz      1000.0000         3.1220        996.878
 DebugCore_JCLK             20.0000 MHz    136.6494 MHz        50.0000         7.3180         42.682
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_dds|sys_clk        top_dds|sys_clk            996.878       0.000              0            767
 DebugCore_JCLK         DebugCore_JCLK              23.582       0.000              0            416
 DebugCore_CAPTURE      DebugCore_JCLK              21.319       0.000              0             80
 DebugCore_JCLK         DebugCore_CAPTURE           46.548       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_dds|sys_clk        top_dds|sys_clk              0.351       0.000              0            767
 DebugCore_JCLK         DebugCore_JCLK               0.351       0.000              0            416
 DebugCore_CAPTURE      DebugCore_JCLK              22.686       0.000              0             80
 DebugCore_JCLK         DebugCore_CAPTURE            1.030       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_dds|sys_clk        top_dds|sys_clk            997.914       0.000              0            185
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_dds|sys_clk        top_dds|sys_clk              0.449       0.000              0            185
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_dds|sys_clk                                   499.040       0.000              0            273
 DebugCore_JCLK                                     24.040       0.000              0            105
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_dds|sys_clk        top_dds|sys_clk            997.981       0.000              0            767
 DebugCore_JCLK         DebugCore_JCLK              24.221       0.000              0            416
 DebugCore_CAPTURE      DebugCore_JCLK              22.905       0.000              0             80
 DebugCore_JCLK         DebugCore_CAPTURE           47.656       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_dds|sys_clk        top_dds|sys_clk              0.250       0.000              0            767
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0            416
 DebugCore_CAPTURE      DebugCore_JCLK              23.588       0.000              0             80
 DebugCore_JCLK         DebugCore_CAPTURE            0.966       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_dds|sys_clk        top_dds|sys_clk            998.672       0.000              0            185
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_dds|sys_clk        top_dds|sys_clk              0.316       0.000              0            185
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_dds|sys_clk                                   499.430       0.000              0            273
 DebugCore_JCLK                                     24.430       0.000              0            105
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv_srl/D
Path Group  : top_dds|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.508
  Launch Clock Delay      :  4.078
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.460       4.078         ntR211           
 DRM_40_462/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_462/QA0[0]                 tco                   1.565       5.643 r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/QA0[0]
                                   net (fanout=3)        1.315       6.958         nt_dac_data[0]   
 CLMA_51_342/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv_srl/D

 Data arrival time                                                   6.958         Logic Levels: 0  
                                                                                   Logic: 1.565ns(54.340%), Route: 1.315ns(45.660%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954    1001.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1001.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1002.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245    1003.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.404    1003.508         ntR211           
 CLMA_51_342/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv_srl/CLK
 clock pessimism                                         0.514    1004.022                          
 clock uncertainty                                      -0.050    1003.972                          

 Setup time                                             -0.136    1003.836                          

 Data required time                                               1003.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.836                          
 Data arrival time                                                   6.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.878                          
====================================================================================================

====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[21]/opit_0_srl/D
Path Group  : top_dds|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.506
  Launch Clock Delay      :  4.083
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.465       4.083         ntR211           
 DRM_40_492/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_492/QA0[1]                 tco                   1.565       5.648 r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/QA0[1]
                                   net (fanout=3)        1.403       7.051         nt_dac_data[7]   
 CLMA_27_378/M3                                                            r       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0_srl/D

 Data arrival time                                                   7.051         Logic Levels: 0  
                                                                                   Logic: 1.565ns(52.729%), Route: 1.403ns(47.271%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954    1001.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1001.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1002.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245    1003.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.402    1003.506         ntR211           
 CLMA_27_378/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0_srl/CLK
 clock pessimism                                         0.514    1004.020                          
 clock uncertainty                                      -0.050    1003.970                          

 Setup time                                             -0.033    1003.937                          

 Data required time                                               1003.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.937                          
 Data arrival time                                                   7.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.886                          
====================================================================================================

====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[20]/opit_0_srl/D
Path Group  : top_dds|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.506
  Launch Clock Delay      :  4.083
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.465       4.083         ntR211           
 DRM_40_492/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_492/QA0[0]                 tco                   1.565       5.648 r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/QA0[0]
                                   net (fanout=3)        1.286       6.934         nt_dac_data[6]   
 CLMA_27_378/M1                                                            r       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0_srl/D

 Data arrival time                                                   6.934         Logic Levels: 0  
                                                                                   Logic: 1.565ns(54.893%), Route: 1.286ns(45.107%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954    1001.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1001.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1002.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245    1003.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.402    1003.506         ntR211           
 CLMA_27_378/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0_srl/CLK
 clock pessimism                                         0.514    1004.020                          
 clock uncertainty                                      -0.050    1003.970                          

 Setup time                                             -0.136    1003.834                          

 Data required time                                               1003.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.834                          
 Data arrival time                                                   6.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.900                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : top_dds|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.086
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954       1.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       1.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       2.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245       3.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.398       3.502         ntR211           
 CLMA_33_396/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_33_396/CR1                   tco                   0.174       3.676 f       u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.145       3.821         u_CORES/u_debug_core_0/data_pipe[1] [7]
 CLMA_33_396/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   3.821         Logic Levels: 0  
                                                                                   Logic: 0.174ns(54.545%), Route: 0.145ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.468       4.086         ntR211           
 CLMA_33_396/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.583       3.503                          
 clock uncertainty                                       0.000       3.503                          

 Hold time                                              -0.033       3.470                          

 Data required time                                                  3.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.470                          
 Data arrival time                                                   3.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : top_dds|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.093
  Launch Clock Delay      :  3.509
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954       1.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       1.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       2.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245       3.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.405       3.509         ntR211           
 CLMA_33_354/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_33_354/CR1                   tco                   0.174       3.683 f       u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.145       3.828         u_CORES/u_debug_core_0/data_pipe[1] [11]
 CLMA_33_354/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   3.828         Logic Levels: 0  
                                                                                   Logic: 0.174ns(54.545%), Route: 0.145ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.475       4.093         ntR211           
 CLMA_33_354/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.583       3.510                          
 clock uncertainty                                       0.000       3.510                          

 Hold time                                              -0.033       3.477                          

 Data required time                                                  3.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.477                          
 Data arrival time                                                   3.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : dds_inst/rom_addr_reg[8]/opit_0_inv_AQQ_perm/CLK
Endpoint    : dds_inst/rom_addr[5]/opit_0_inv/D
Path Group  : top_dds|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.089
  Launch Clock Delay      :  3.506
  Clock Pessimism Removal :  -0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954       1.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       1.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       2.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245       3.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.402       3.506         ntR211           
 CLMS_33_373/CLK                                                           r       dds_inst/rom_addr_reg[8]/opit_0_inv_AQQ_perm/CLK

 CLMS_33_373/CR0                   tco                   0.173       3.679 f       dds_inst/rom_addr_reg[5]/opit_0_inv_AQQ_perm/L6QQ
                                   net (fanout=1)        0.160       3.839         dds_inst/rom_addr_reg [5]
 CLMS_33_379/M1                                                            f       dds_inst/rom_addr[5]/opit_0_inv/D

 Data arrival time                                                   3.839         Logic Levels: 0  
                                                                                   Logic: 0.173ns(51.952%), Route: 0.160ns(48.048%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.471       4.089         ntR211           
 CLMS_33_379/CLK                                                           r       dds_inst/rom_addr[5]/opit_0_inv/CLK
 clock pessimism                                        -0.555       3.534                          
 clock uncertainty                                       0.000       3.534                          

 Hold time                                              -0.048       3.486                          

 Data required time                                                  3.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.486                          
 Data arrival time                                                   3.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.598  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.340
  Launch Clock Delay      :  4.569
  Clock Pessimism Removal :  0.631

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.545         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.614       3.446         ntR188           
 CLMA_45_480/CR1                   td                    0.227       3.673 r       CLKROUTE_17/CR   
                                   net (fanout=4)        0.896       4.569         ntR189           
 CLMA_45_396/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK

 CLMA_45_396/CR3                   tco                   0.248       4.817 r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.372       5.189         u_CORES/u_jtag_hub/shift_data [4]
 CLMS_45_397/B4                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   5.189         Logic Levels: 0  
                                                                                   Logic: 0.248ns(40.000%), Route: 0.372ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.969         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.495      27.709         ntR188           
 CLMS_45_481/CR1                   td                    0.182      27.891 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.449      28.340         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.631      28.971                          
 clock uncertainty                                      -0.050      28.921                          

 Setup time                                             -0.150      28.771                          

 Data required time                                                 28.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.771                          
 Data arrival time                                                   5.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.582                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.598  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.340
  Launch Clock Delay      :  4.569
  Clock Pessimism Removal :  0.631

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.545         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.614       3.446         ntR188           
 CLMA_45_480/CR1                   td                    0.227       3.673 r       CLKROUTE_17/CR   
                                   net (fanout=4)        0.896       4.569         ntR189           
 CLMA_45_396/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK

 CLMA_45_396/CR1                   tco                   0.251       4.820 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.245       5.065         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_45_397/D1                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   5.065         Logic Levels: 0  
                                                                                   Logic: 0.251ns(50.605%), Route: 0.245ns(49.395%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.969         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.495      27.709         ntR188           
 CLMS_45_481/CR1                   td                    0.182      27.891 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.449      28.340         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.631      28.971                          
 clock uncertainty                                      -0.050      28.921                          

 Setup time                                             -0.261      28.660                          

 Data required time                                                 28.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.660                          
 Data arrival time                                                   5.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.340
  Launch Clock Delay      :  4.278
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.545         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.610       3.442         ntR188           
 CLMS_51_463/CR1                   td                    0.227       3.669 r       CLKROUTE_16/CR   
                                   net (fanout=1)        0.609       4.278         ntR187           
 CLMA_51_402/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_51_402/CR0                   tco                   0.249       4.527 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.623       5.150         u_CORES/u_jtag_hub/data_ctrl
 CLMS_45_397/B3                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   5.150         Logic Levels: 0  
                                                                                   Logic: 0.249ns(28.555%), Route: 0.623ns(71.445%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.969         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.495      27.709         ntR188           
 CLMS_45_481/CR1                   td                    0.182      27.891 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.449      28.340         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.618      28.958                          
 clock uncertainty                                      -0.050      28.908                          

 Setup time                                             -0.162      28.746                          

 Data required time                                                 28.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.746                          
 Data arrival time                                                   5.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.596                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.737
  Launch Clock Delay      :  3.777
  Clock Pessimism Removal :  -0.960

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355       1.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.013         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245       2.258 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.511       2.769         ntR188           
 CLMA_45_474/CR1                   td                    0.194       2.963 r       CLKROUTE_8/CR    
                                   net (fanout=6)        0.814       3.777         ntR195           
 CLMA_45_360/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK

 CLMA_45_360/CR0                   tco                   0.173       3.950 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/Q
                                   net (fanout=3)        0.142       4.092         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0]
 CLMA_45_360/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   4.092         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.921%), Route: 0.142ns(45.079%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.545         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.613       3.445         ntR188           
 CLMA_45_474/CR1                   td                    0.227       3.672 r       CLKROUTE_8/CR    
                                   net (fanout=6)        1.065       4.737         ntR195           
 CLMA_45_360/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.960       3.777                          
 clock uncertainty                                       0.000       3.777                          

 Hold time                                              -0.036       3.741                          

 Data required time                                                  3.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.741                          
 Data arrival time                                                   4.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  2.656
  Clock Pessimism Removal :  -0.643

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355       1.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.013         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245       2.258 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.398       2.656         ntR188           
 CLMA_57_373/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_57_373/CR1                   tco                   0.174       2.830 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=9)        0.147       2.977         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]
 CLMA_57_373/C4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.977         Logic Levels: 0  
                                                                                   Logic: 0.174ns(54.206%), Route: 0.147ns(45.794%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.545         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.468       3.300         ntR188           
 CLMA_57_373/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.643       2.657                          
 clock uncertainty                                       0.000       2.657                          

 Hold time                                              -0.033       2.624                          

 Data required time                                                  2.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.624                          
 Data arrival time                                                   2.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6QL5Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.459
  Launch Clock Delay      :  3.551
  Clock Pessimism Removal :  -0.586

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355       1.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.013         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245       2.258 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.511       2.769         ntR188           
 CLMS_33_463/CR1                   td                    0.194       2.963 r       CLKROUTE_10/CR   
                                   net (fanout=1)        0.588       3.551         ntR191           
 CLMA_33_366/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_366/Q0                    tco                   0.158       3.709 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=11)       0.089       3.798         u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]
 CLMA_33_366/Y3                    td                    0.071       3.869 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N2_ac5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.242       4.111         u_CORES/u_debug_core_0/u_rd_addr_gen/_N28
 CLMS_27_373/A0                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6QL5Q_perm/I0

 Data arrival time                                                   4.111         Logic Levels: 1  
                                                                                   Logic: 0.229ns(40.893%), Route: 0.331ns(59.107%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.545         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.614       3.446         ntR188           
 CLMS_27_463/CR1                   td                    0.227       3.673 r       CLKROUTE_11/CR   
                                   net (fanout=4)        0.786       4.459         ntR198           
 CLMS_27_373/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.586       3.873                          
 clock uncertainty                                       0.000       3.873                          

 Hold time                                              -0.115       3.758                          

 Data required time                                                  3.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.758                          
 Data arrival time                                                   4.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.956  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.581
  Launch Clock Delay      :  2.625
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.625      27.625         u_CORES/capt_o   
 CLMA_51_378/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_51_378/Q1                    tco                   0.203      27.828 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.581      28.409         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_33_372/CR1                   td                    0.313      28.722 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.582      29.304         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_45_372/Y2                    td                    0.074      29.378 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_5/LUT6_inst_perm/L6
                                   net (fanout=1)        1.638      31.016         u_CORES/u_debug_core_0/u_rd_addr_gen/_N157
 CLMS_45_451/CR3                   td                    0.125      31.141 r       CLKROUTE_1/CR    
                                   net (fanout=1)        0.921      32.062         ntR183           
 CLMA_45_366/A3                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I3

 Data arrival time                                                  32.062         Logic Levels: 3  
                                                                                   Logic: 0.715ns(16.114%), Route: 3.722ns(83.886%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355      51.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.013         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245      52.258 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.513      52.771         ntR188           
 CLMS_45_487/CR1                   td                    0.194      52.965 r       CLKROUTE_7/CR    
                                   net (fanout=6)        0.616      53.581         ntR196           
 CLMA_45_366/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.000      53.581                          
 clock uncertainty                                      -0.050      53.531                          

 Setup time                                             -0.150      53.381                          

 Data required time                                                 53.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.381                          
 Data arrival time                                                  32.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.817  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.442
  Launch Clock Delay      :  2.625
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.625      27.625         u_CORES/capt_o   
 CLMA_51_378/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_51_378/Q1                    tco                   0.203      27.828 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.581      28.409         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_33_372/CR1                   td                    0.313      28.722 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.570      29.292         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_45_379/Y2                    td                    0.096      29.388 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/LUT6_inst_perm/L6
                                   net (fanout=5)        1.981      31.369         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_33_385/CECO                  td                    0.136      31.505 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      31.505         ntR10            
 CLMS_33_391/CECO                  td                    0.136      31.641 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ/CECO
                                   net (fanout=3)        0.000      31.641         ntR9             
 CLMS_33_397/CECI                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  31.641         Logic Levels: 4  
                                                                                   Logic: 0.884ns(22.012%), Route: 3.132ns(77.988%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355      51.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.013         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245      52.258 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.514      52.772         ntR188           
 CLMS_33_481/CR1                   td                    0.194      52.966 r       CLKROUTE_14/CR   
                                   net (fanout=3)        0.476      53.442         ntR190           
 CLMS_33_397/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      53.442                          
 clock uncertainty                                      -0.050      53.392                          

 Setup time                                             -0.226      53.166                          

 Data required time                                                 53.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.166                          
 Data arrival time                                                  31.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.816  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  2.625
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.625      27.625         u_CORES/capt_o   
 CLMA_51_378/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_51_378/Q1                    tco                   0.203      27.828 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.581      28.409         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_33_372/CR1                   td                    0.313      28.722 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.570      29.292         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_45_379/Y2                    td                    0.096      29.388 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/LUT6_inst_perm/L6
                                   net (fanout=5)        1.981      31.369         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_33_385/CECO                  td                    0.136      31.505 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      31.505         ntR10            
 CLMS_33_391/CECI                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ/CE

 Data arrival time                                                  31.505         Logic Levels: 3  
                                                                                   Logic: 0.748ns(19.278%), Route: 3.132ns(80.722%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355      51.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.013         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245      52.258 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.513      52.771         ntR188           
 CLMS_33_475/CR1                   td                    0.194      52.965 r       CLKROUTE_13/CR   
                                   net (fanout=4)        0.476      53.441         ntR200           
 CLMS_33_391/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.000      53.441                          
 clock uncertainty                                      -0.050      53.391                          

 Setup time                                             -0.226      53.165                          

 Data required time                                                 53.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.165                          
 Data arrival time                                                  31.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.731  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.737
  Launch Clock Delay      :  2.006
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.006      27.006         u_CORES/capt_o   
 CLMA_51_378/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_51_378/Q0                    tco                   0.158      27.164 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.260      27.424         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_45_360/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.424         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.799%), Route: 0.260ns(62.201%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.545         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.613       3.445         ntR188           
 CLMA_45_474/CR1                   td                    0.227       3.672 r       CLKROUTE_8/CR    
                                   net (fanout=6)        1.065       4.737         ntR195           
 CLMA_45_360/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.737                          
 clock uncertainty                                       0.050       4.787                          

 Hold time                                              -0.049       4.738                          

 Data required time                                                  4.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.738                          
 Data arrival time                                                  27.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.686                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.731  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.737
  Launch Clock Delay      :  2.006
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.006      27.006         u_CORES/capt_o   
 CLMA_51_378/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_51_378/Q1                    tco                   0.158      27.164 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.261      27.425         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_45_360/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.425         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.709%), Route: 0.261ns(62.291%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.545         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.613       3.445         ntR188           
 CLMA_45_474/CR1                   td                    0.227       3.672 r       CLKROUTE_8/CR    
                                   net (fanout=6)        1.065       4.737         ntR195           
 CLMA_45_360/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.737                          
 clock uncertainty                                       0.050       4.787                          

 Hold time                                              -0.048       4.739                          

 Data required time                                                  4.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.739                          
 Data arrival time                                                  27.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.686                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.492
  Launch Clock Delay      :  1.950
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.950      26.950         u_CORES/capt_o   
 CLMS_45_361/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_45_361/Q0                    tco                   0.158      27.108 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=10)       0.158      27.266         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_45_366/A2                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I2

 Data arrival time                                                  27.266         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.000%), Route: 0.158ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.545         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.615       3.447         ntR188           
 CLMS_45_487/CR1                   td                    0.227       3.674 r       CLKROUTE_7/CR    
                                   net (fanout=6)        0.818       4.492         ntR196           
 CLMA_45_366/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.000       4.492                          
 clock uncertainty                                       0.050       4.542                          

 Hold time                                              -0.093       4.449                          

 Data required time                                                  4.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.449                          
 Data arrival time                                                  27.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.817                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.950
  Launch Clock Delay      :  4.287
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      76.948 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      77.550         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.595      78.432         ntR188           
 CLMS_45_481/CR1                   td                    0.213      78.645 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.642      79.287         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_45_397/Q3                    tco                   0.204      79.491 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.725      80.216         u_CORES/conf_sel [0]
 CLMS_45_361/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  80.216         Logic Levels: 0  
                                                                                   Logic: 0.204ns(21.959%), Route: 0.725ns(78.041%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.950     126.950         u_CORES/capt_o   
 CLMS_45_361/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     126.950                          
 clock uncertainty                                      -0.050     126.900                          

 Setup time                                             -0.136     126.764                          

 Data required time                                                126.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.764                          
 Data arrival time                                                  80.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.094
  Launch Clock Delay      :  4.287
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      76.948 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      77.550         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.595      78.432         ntR188           
 CLMS_45_481/CR1                   td                    0.213      78.645 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.642      79.287         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_45_397/Q3                    tco                   0.204      79.491 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.635      80.126         u_CORES/conf_sel [0]
 CLMA_33_372/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.126         Logic Levels: 0  
                                                                                   Logic: 0.204ns(24.315%), Route: 0.635ns(75.685%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.094     127.094         u_CORES/capt_o   
 CLMA_33_372/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.094                          
 clock uncertainty                                      -0.050     127.044                          

 Setup time                                             -0.226     126.818                          

 Data required time                                                126.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.818                          
 Data arrival time                                                  80.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.094
  Launch Clock Delay      :  4.287
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      76.948 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      77.550         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.595      78.432         ntR188           
 CLMS_45_481/CR1                   td                    0.213      78.645 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.642      79.287         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_45_397/Q3                    tco                   0.204      79.491 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.635      80.126         u_CORES/conf_sel [0]
 CLMA_33_372/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.126         Logic Levels: 0  
                                                                                   Logic: 0.204ns(24.315%), Route: 0.635ns(75.685%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.094     127.094         u_CORES/capt_o   
 CLMA_33_372/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.094                          
 clock uncertainty                                      -0.050     127.044                          

 Setup time                                             -0.226     126.818                          

 Data required time                                                126.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.818                          
 Data arrival time                                                  80.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  3.340
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.969         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.495     127.709         ntR188           
 CLMS_45_481/CR1                   td                    0.182     127.891 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.449     128.340         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_45_397/Q2                    tco                   0.159     128.499 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.305     128.804         u_CORES/id_o [0] 
 CLMA_33_372/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.804         Logic Levels: 0  
                                                                                   Logic: 0.159ns(34.267%), Route: 0.305ns(65.733%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.773     127.773         u_CORES/capt_o   
 CLMA_33_372/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.773                          
 clock uncertainty                                       0.050     127.823                          

 Hold time                                              -0.049     127.774                          

 Data required time                                                127.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.774                          
 Data arrival time                                                 128.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  3.340
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.969         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.495     127.709         ntR188           
 CLMS_45_481/CR1                   td                    0.182     127.891 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.449     128.340         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_45_397/CR0                   tco                   0.173     128.513 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.306     128.819         u_CORES/id_o [1] 
 CLMA_33_372/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.819         Logic Levels: 0  
                                                                                   Logic: 0.173ns(36.117%), Route: 0.306ns(63.883%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.773     127.773         u_CORES/capt_o   
 CLMA_33_372/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.773                          
 clock uncertainty                                       0.050     127.823                          

 Hold time                                              -0.049     127.774                          

 Data required time                                                127.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.774                          
 Data arrival time                                                 128.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.682  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.658
  Launch Clock Delay      :  3.340
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.969         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.495     127.709         ntR188           
 CLMS_45_481/CR1                   td                    0.182     127.891 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.449     128.340         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_45_397/CR0                   tco                   0.173     128.513 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.243     128.756         u_CORES/id_o [1] 
 CLMA_51_384/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.756         Logic Levels: 0  
                                                                                   Logic: 0.173ns(41.587%), Route: 0.243ns(58.413%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.658     127.658         u_CORES/capt_o   
 CLMA_51_384/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.658                          
 clock uncertainty                                       0.050     127.708                          

 Hold time                                              -0.049     127.659                          

 Data required time                                                127.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.659                          
 Data arrival time                                                 128.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS
Path Group  : top_dds|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.503
  Launch Clock Delay      :  4.078
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.460       4.078         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.202       4.280 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      1.044       5.324         u_CORES/u_debug_core_0/resetn
 CLMA_51_330/RSCO                  td                    0.094       5.418 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.418         ntR26            
 CLMA_51_336/RSCO                  td                    0.075       5.493 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.493         ntR25            
 CLMA_51_342/RSCO                  td                    0.075       5.568 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.568         ntR24            
 CLMA_51_348/RSCO                  td                    0.075       5.643 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.643         ntR23            
 CLMA_51_354/RSCO                  td                    0.075       5.718 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.718         ntR22            
 CLMA_51_360/RSCO                  td                    0.075       5.793 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.793         ntR21            
 CLMA_51_366/RSCO                  td                    0.075       5.868 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.868         ntR20            
 CLMA_51_372/RSCI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS

 Data arrival time                                                   5.868         Logic Levels: 7  
                                                                                   Logic: 0.746ns(41.676%), Route: 1.044ns(58.324%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954    1001.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1001.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1002.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245    1003.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.399    1003.503         ntR211           
 CLMA_51_372/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.555    1004.058                          
 clock uncertainty                                      -0.050    1004.008                          

 Recovery time                                          -0.226    1003.782                          

 Data required time                                               1003.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.782                          
 Data arrival time                                                   5.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.914                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv_srl/RS
Path Group  : top_dds|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  4.078
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.460       4.078         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.202       4.280 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      1.044       5.324         u_CORES/u_debug_core_0/resetn
 CLMA_51_330/RSCO                  td                    0.094       5.418 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.418         ntR26            
 CLMA_51_336/RSCO                  td                    0.075       5.493 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.493         ntR25            
 CLMA_51_342/RSCO                  td                    0.075       5.568 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.568         ntR24            
 CLMA_51_348/RSCO                  td                    0.075       5.643 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.643         ntR23            
 CLMA_51_354/RSCO                  td                    0.075       5.718 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.718         ntR22            
 CLMA_51_360/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv_srl/RS

 Data arrival time                                                   5.718         Logic Levels: 5  
                                                                                   Logic: 0.596ns(36.341%), Route: 1.044ns(63.659%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954    1001.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1001.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1002.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245    1003.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.401    1003.505         ntR211           
 CLMA_51_360/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv_srl/CLK
 clock pessimism                                         0.555    1004.060                          
 clock uncertainty                                      -0.050    1004.010                          

 Recovery time                                          -0.226    1003.784                          

 Data required time                                               1003.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.784                          
 Data arrival time                                                   5.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.066                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RS
Path Group  : top_dds|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  4.078
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.460       4.078         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.202       4.280 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      1.044       5.324         u_CORES/u_debug_core_0/resetn
 CLMA_51_330/RSCO                  td                    0.094       5.418 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.418         ntR26            
 CLMA_51_336/RSCO                  td                    0.075       5.493 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.493         ntR25            
 CLMA_51_342/RSCO                  td                    0.075       5.568 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.568         ntR24            
 CLMA_51_348/RSCO                  td                    0.075       5.643 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.643         ntR23            
 CLMA_51_354/RSCO                  td                    0.075       5.718 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.718         ntR22            
 CLMA_51_360/RSCI                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.718         Logic Levels: 5  
                                                                                   Logic: 0.596ns(36.341%), Route: 1.044ns(63.659%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954    1001.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1001.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1002.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245    1003.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.401    1003.505         ntR211           
 CLMA_51_360/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.555    1004.060                          
 clock uncertainty                                      -0.050    1004.010                          

 Recovery time                                          -0.226    1003.784                          

 Data required time                                               1003.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.784                          
 Data arrival time                                                   5.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.066                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : top_dds|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954       1.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       1.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       2.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245       3.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.390       3.494         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.173       3.667 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      0.244       3.911         u_CORES/u_debug_core_0/resetn
 CLMA_51_408/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.911         Logic Levels: 0  
                                                                                   Logic: 0.173ns(41.487%), Route: 0.244ns(58.513%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.463       4.081         ntR211           
 CLMA_51_408/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.555       3.526                          
 clock uncertainty                                       0.000       3.526                          

 Removal time                                           -0.064       3.462                          

 Data required time                                                  3.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.462                          
 Data arrival time                                                   3.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : top_dds|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954       1.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       1.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       2.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245       3.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.390       3.494         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.173       3.667 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      0.244       3.911         u_CORES/u_debug_core_0/resetn
 CLMA_51_408/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.911         Logic Levels: 0  
                                                                                   Logic: 0.173ns(41.487%), Route: 0.244ns(58.513%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.463       4.081         ntR211           
 CLMA_51_408/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.555       3.526                          
 clock uncertainty                                       0.000       3.526                          

 Removal time                                           -0.064       3.462                          

 Data required time                                                  3.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.462                          
 Data arrival time                                                   3.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : top_dds|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.954       1.058 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.058         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       1.149 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       2.201         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.344 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.859         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.245       3.104 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.390       3.494         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.173       3.667 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      0.244       3.911         u_CORES/u_debug_core_0/resetn
 CLMA_51_408/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.911         Logic Levels: 0  
                                                                                   Logic: 0.173ns(41.487%), Route: 0.244ns(58.513%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.463       4.081         ntR211           
 CLMA_51_408/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.555       3.526                          
 clock uncertainty                                       0.000       3.526                          

 Removal time                                           -0.064       3.462                          

 Data required time                                                  3.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.462                          
 Data arrival time                                                   3.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : dac_data[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.460       4.078         ntR211           
 DRM_40_462/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_462/QA0[1]                 tco                   1.565       5.643 r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/QA0[1]
                                   net (fanout=3)        1.854       7.497         nt_dac_data[1]   
 IOLHR_16_162/DO_P                 td                    0.611       8.108 r       dac_data_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       8.108         dac_data_obuf[1]/ntO
 IOBD_0_162/PAD                    td                    2.381      10.489 r       dac_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.096      10.585         dac_data[1]      
 U22                                                                       r       dac_data[1] (port)

 Data arrival time                                                  10.585         Logic Levels: 2  
                                                                                   Logic: 4.557ns(70.032%), Route: 1.950ns(29.968%)
====================================================================================================

====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : dac_data[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.465       4.083         ntR211           
 DRM_40_492/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_492/QA0[1]                 tco                   1.565       5.648 r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/QA0[1]
                                   net (fanout=3)        1.663       7.311         nt_dac_data[7]   
 IOLHR_16_222/DO_P                 td                    0.611       7.922 r       dac_data_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.922         dac_data_obuf[7]/ntO
 IOBD_0_222/PAD                    td                    2.381      10.303 r       dac_data_obuf[7]/opit_0/O
                                   net (fanout=1)        0.121      10.424         dac_data[7]      
 AA24                                                                      r       dac_data[7] (port)

 Data arrival time                                                  10.424         Logic Levels: 2  
                                                                                   Logic: 4.557ns(71.866%), Route: 1.784ns(28.134%)
====================================================================================================

====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : dac_data[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    1.117       1.221 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.221         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.326 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.561         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.729 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.465       4.083         ntR211           
 DRM_40_492/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_492/QA0[0]                 tco                   1.565       5.648 r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/QA0[0]
                                   net (fanout=3)        1.518       7.166         nt_dac_data[6]   
 IOLHR_16_192/DO_P                 td                    0.611       7.777 r       dac_data_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.777         dac_data_obuf[6]/ntO
 IOBS_0_192/PAD                    td                    2.385      10.162 r       dac_data_obuf[6]/opit_0/O
                                   net (fanout=1)        0.109      10.271         dac_data[6]      
 AC24                                                                      r       dac_data[6] (port)

 Data arrival time                                                  10.271         Logic Levels: 2  
                                                                                   Logic: 4.561ns(73.707%), Route: 1.627ns(26.293%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dds_inst/fre_add[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.136       0.136         sys_rst_n        
 IOBD_0_990/DIN                    td                    0.646       0.782 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         sys_rst_n_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       sys_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=12)       2.102       2.975         nt_sys_rst_n     
 CLMS_33_337/RS                                                            f       dds_inst/fre_add[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.975         Logic Levels: 2  
                                                                                   Logic: 0.737ns(24.773%), Route: 2.238ns(75.227%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dds_inst/fre_add[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.136       0.136         sys_rst_n        
 IOBD_0_990/DIN                    td                    0.646       0.782 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         sys_rst_n_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       sys_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=12)       2.103       2.976         nt_sys_rst_n     
 CLMA_33_342/RS                                                            f       dds_inst/fre_add[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS

 Data arrival time                                                   2.976         Logic Levels: 2  
                                                                                   Logic: 0.737ns(24.765%), Route: 2.239ns(75.235%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dds_inst/fre_add[8]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.136       0.136         sys_rst_n        
 IOBD_0_990/DIN                    td                    0.646       0.782 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         sys_rst_n_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       sys_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=12)       2.102       2.975         nt_sys_rst_n     
 CLMS_33_337/RSCO                  td                    0.080       3.055 r       dds_inst/fre_add[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.055         ntR18            
 CLMS_33_343/RSCI                                                          r       dds_inst/fre_add[8]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.055         Logic Levels: 3  
                                                                                   Logic: 0.817ns(26.743%), Route: 2.238ns(73.257%)
====================================================================================================

{top_dds|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_40_462/CLKA[0]      dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_40_462/CLKA[0]      dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 499.040     500.000         0.960           High Pulse Width  DRM_40_462/CLKB[0]      dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.040      25.000          0.960           Low Pulse Width   DRM_40_396/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           High Pulse Width  DRM_40_396/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           Low Pulse Width   DRM_40_336/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_33_372/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_33_372/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_33_372/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[20]/opit_0_srl/D
Path Group  : top_dds|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.351
  Launch Clock Delay      :  2.752
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.323       2.752         ntR211           
 DRM_40_492/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_492/QA0[0]                 tco                   1.021       3.773 f       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/QA0[0]
                                   net (fanout=3)        0.833       4.606         nt_dac_data[6]   
 CLMA_27_378/M1                                                            f       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0_srl/D

 Data arrival time                                                   4.606         Logic Levels: 0  
                                                                                   Logic: 1.021ns(55.070%), Route: 0.833ns(44.930%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564    1000.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195    1002.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.282    1002.351         ntR211           
 CLMA_27_378/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0_srl/CLK
 clock pessimism                                         0.360    1002.711                          
 clock uncertainty                                      -0.050    1002.661                          

 Setup time                                             -0.074    1002.587                          

 Data required time                                               1002.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.587                          
 Data arrival time                                                   4.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.981                          
====================================================================================================

====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[21]/opit_0_srl/D
Path Group  : top_dds|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.351
  Launch Clock Delay      :  2.752
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.323       2.752         ntR211           
 DRM_40_492/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_492/QA0[1]                 tco                   1.021       3.773 f       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/QA0[1]
                                   net (fanout=3)        0.890       4.663         nt_dac_data[7]   
 CLMA_27_378/M3                                                            f       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0_srl/D

 Data arrival time                                                   4.663         Logic Levels: 0  
                                                                                   Logic: 1.021ns(53.428%), Route: 0.890ns(46.572%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564    1000.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195    1002.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.282    1002.351         ntR211           
 CLMA_27_378/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0_srl/CLK
 clock pessimism                                         0.360    1002.711                          
 clock uncertainty                                      -0.050    1002.661                          

 Setup time                                             -0.005    1002.656                          

 Data required time                                               1002.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.656                          
 Data arrival time                                                   4.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.993                          
====================================================================================================

====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv_srl/D
Path Group  : top_dds|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.353
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.318       2.747         ntR211           
 DRM_40_462/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_462/QA0[0]                 tco                   1.021       3.768 f       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/QA0[0]
                                   net (fanout=3)        0.805       4.573         nt_dac_data[0]   
 CLMA_51_342/M2                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv_srl/D

 Data arrival time                                                   4.573         Logic Levels: 0  
                                                                                   Logic: 1.021ns(55.915%), Route: 0.805ns(44.085%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564    1000.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195    1002.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.284    1002.353         ntR211           
 CLMA_51_342/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv_srl/CLK
 clock pessimism                                         0.360    1002.713                          
 clock uncertainty                                      -0.050    1002.663                          

 Setup time                                             -0.074    1002.589                          

 Data required time                                               1002.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.589                          
 Data arrival time                                                   4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.016                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : top_dds|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.763
  Launch Clock Delay      :  2.354
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564       0.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195       2.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.285       2.354         ntR211           
 CLMA_33_354/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_33_354/CR1                   tco                   0.123       2.477 r       u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.110       2.587         u_CORES/u_debug_core_0/data_pipe[1] [11]
 CLMA_33_354/C4                                                            r       u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.587         Logic Levels: 0  
                                                                                   Logic: 0.123ns(52.790%), Route: 0.110ns(47.210%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.334       2.763         ntR211           
 CLMA_33_354/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.408       2.355                          
 clock uncertainty                                       0.000       2.355                          

 Hold time                                              -0.018       2.337                          

 Data required time                                                  2.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.337                          
 Data arrival time                                                   2.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/status[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/gopdrm_36k/ADA0[6]
Path Group  : top_dds|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.760
  Launch Clock Delay      :  2.346
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564       0.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195       2.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.277       2.346         ntR211           
 CLMA_57_379/CLK                                                           r       u_CORES/u_debug_core_0/status[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_57_379/Q2                    tco                   0.109       2.455 f       u_CORES/u_debug_core_0/status[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.260       2.715         u_CORES/u_debug_core_0/ram_wadr [3]
 DRM_40_366/ADA0[6]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/gopdrm_36k/ADA0[6]

 Data arrival time                                                   2.715         Logic Levels: 0  
                                                                                   Logic: 0.109ns(29.539%), Route: 0.260ns(70.461%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.331       2.760         ntR211           
 DRM_40_366/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.360       2.400                          
 clock uncertainty                                       0.000       2.400                          

 Hold time                                               0.064       2.464                          

 Data required time                                                  2.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.464                          
 Data arrival time                                                   2.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/status[4]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/gopdrm_36k/ADA0[7]
Path Group  : top_dds|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.760
  Launch Clock Delay      :  2.346
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564       0.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195       2.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.277       2.346         ntR211           
 CLMA_57_379/CLK                                                           r       u_CORES/u_debug_core_0/status[4]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_57_379/Q3                    tco                   0.109       2.455 f       u_CORES/u_debug_core_0/status[4]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.260       2.715         u_CORES/u_debug_core_0/ram_wadr [4]
 DRM_40_366/ADA0[7]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/gopdrm_36k/ADA0[7]

 Data arrival time                                                   2.715         Logic Levels: 0  
                                                                                   Logic: 0.109ns(29.539%), Route: 0.260ns(70.461%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.331       2.760         ntR211           
 DRM_40_366/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.360       2.400                          
 clock uncertainty                                       0.000       2.400                          

 Hold time                                               0.064       2.464                          

 Data required time                                                  2.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.464                          
 Data arrival time                                                   2.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.313
  Launch Clock Delay      :  2.865
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.546         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.411       2.190         ntR188           
 CLMA_45_480/CR1                   td                    0.135       2.325 r       CLKROUTE_17/CR   
                                   net (fanout=4)        0.540       2.865         ntR189           
 CLMA_45_396/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK

 CLMA_45_396/CR3                   tco                   0.140       3.005 f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.216       3.221         u_CORES/u_jtag_hub/shift_data [4]
 CLMS_45_397/B4                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   3.221         Logic Levels: 0  
                                                                                   Logic: 0.140ns(39.326%), Route: 0.216ns(60.674%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      25.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.324         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.350      26.869         ntR188           
 CLMS_45_481/CR1                   td                    0.124      26.993 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.320      27.313         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.270      27.583                          
 clock uncertainty                                      -0.050      27.533                          

 Setup time                                             -0.091      27.442                          

 Data required time                                                 27.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.442                          
 Data arrival time                                                   3.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.313
  Launch Clock Delay      :  2.865
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.546         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.411       2.190         ntR188           
 CLMA_45_480/CR1                   td                    0.135       2.325 r       CLKROUTE_17/CR   
                                   net (fanout=4)        0.540       2.865         ntR189           
 CLMA_45_396/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK

 CLMA_45_396/CR1                   tco                   0.142       3.007 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.147       3.154         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_45_397/D1                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   3.154         Logic Levels: 0  
                                                                                   Logic: 0.142ns(49.135%), Route: 0.147ns(50.865%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      25.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.324         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.350      26.869         ntR188           
 CLMS_45_481/CR1                   td                    0.124      26.993 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.320      27.313         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.270      27.583                          
 clock uncertainty                                      -0.050      27.533                          

 Setup time                                             -0.146      27.387                          

 Data required time                                                 27.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.387                          
 Data arrival time                                                   3.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.313
  Launch Clock Delay      :  2.865
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.546         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.411       2.190         ntR188           
 CLMA_45_480/CR1                   td                    0.135       2.325 r       CLKROUTE_17/CR   
                                   net (fanout=4)        0.540       2.865         ntR189           
 CLMA_45_396/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK

 CLMA_45_396/Q1                    tco                   0.125       2.990 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.147       3.137         u_CORES/u_jtag_hub/shift_data [6]
 CLMS_45_397/D0                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   3.137         Logic Levels: 0  
                                                                                   Logic: 0.125ns(45.956%), Route: 0.147ns(54.044%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      25.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.324         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.350      26.869         ntR188           
 CLMS_45_481/CR1                   td                    0.124      26.993 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.320      27.313         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.270      27.583                          
 clock uncertainty                                      -0.050      27.533                          

 Setup time                                             -0.149      27.384                          

 Data required time                                                 27.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.384                          
 Data arrival time                                                   3.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.944
  Launch Clock Delay      :  2.409
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826       0.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       0.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.251         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195       1.446 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.344       1.790         ntR188           
 CLMA_45_474/CR1                   td                    0.118       1.908 r       CLKROUTE_8/CR    
                                   net (fanout=6)        0.501       2.409         ntR195           
 CLMA_45_360/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK

 CLMA_45_360/CR0                   tco                   0.123       2.532 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/Q
                                   net (fanout=3)        0.101       2.633         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0]
 CLMA_45_360/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.633         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.911%), Route: 0.101ns(45.089%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.546         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.410       2.189         ntR188           
 CLMA_45_474/CR1                   td                    0.135       2.324 r       CLKROUTE_8/CR    
                                   net (fanout=6)        0.620       2.944         ntR195           
 CLMA_45_360/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.534       2.410                          
 clock uncertainty                                       0.000       2.410                          

 Hold time                                              -0.028       2.382                          

 Data required time                                                  2.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.382                          
 Data arrival time                                                   2.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.944
  Launch Clock Delay      :  2.409
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826       0.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       0.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.251         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195       1.446 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.344       1.790         ntR188           
 CLMA_45_474/CR1                   td                    0.118       1.908 r       CLKROUTE_8/CR    
                                   net (fanout=6)        0.501       2.409         ntR195           
 CLMA_45_360/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK

 CLMA_45_360/CR1                   tco                   0.124       2.533 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/Q
                                   net (fanout=3)        0.061       2.594         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4]
 CLMA_45_360/A1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   2.594         Logic Levels: 0  
                                                                                   Logic: 0.124ns(67.027%), Route: 0.061ns(32.973%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.546         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.410       2.189         ntR188           
 CLMA_45_474/CR1                   td                    0.135       2.324 r       CLKROUTE_8/CR    
                                   net (fanout=6)        0.620       2.944         ntR195           
 CLMA_45_360/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.534       2.410                          
 clock uncertainty                                       0.000       2.410                          

 Hold time                                              -0.068       2.342                          

 Data required time                                                  2.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.342                          
 Data arrival time                                                   2.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.112
  Launch Clock Delay      :  1.729
  Clock Pessimism Removal :  -0.366

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826       0.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       0.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.251         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195       1.446 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.283       1.729         ntR188           
 CLMA_45_354/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_45_354/Q2                    tco                   0.109       1.838 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.112       1.950         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44]
 CLMA_45_348/A2                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   1.950         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.546         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.333       2.112         ntR188           
 CLMA_45_348/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.366       1.746                          
 clock uncertainty                                       0.000       1.746                          

 Hold time                                              -0.049       1.697                          

 Data required time                                                  1.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.697                          
 Data arrival time                                                   1.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.707  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.286
  Launch Clock Delay      :  1.579
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.579      26.579         u_CORES/capt_o   
 CLMA_51_378/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_51_378/Q1                    tco                   0.125      26.704 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.349      27.053         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_33_372/CR1                   td                    0.184      27.237 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.330      27.567         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_45_372/Y2                    td                    0.039      27.606 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.990      28.596         u_CORES/u_debug_core_0/u_rd_addr_gen/_N157
 CLMS_45_451/CR3                   td                    0.068      28.664 f       CLKROUTE_1/CR    
                                   net (fanout=1)        0.585      29.249         ntR183           
 CLMA_45_366/A3                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I3

 Data arrival time                                                  29.249         Logic Levels: 3  
                                                                                   Logic: 0.416ns(15.581%), Route: 2.254ns(84.419%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826      50.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      50.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.251         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195      51.446 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.346      51.792         ntR188           
 CLMS_45_487/CR1                   td                    0.118      51.910 r       CLKROUTE_7/CR    
                                   net (fanout=6)        0.376      52.286         ntR196           
 CLMA_45_366/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.000      52.286                          
 clock uncertainty                                      -0.050      52.236                          

 Setup time                                             -0.082      52.154                          

 Data required time                                                 52.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.154                          
 Data arrival time                                                  29.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.623  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.202
  Launch Clock Delay      :  1.579
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.579      26.579         u_CORES/capt_o   
 CLMA_51_378/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_51_378/Q1                    tco                   0.125      26.704 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.349      27.053         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_33_372/CR1                   td                    0.183      27.236 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.342      27.578         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_45_379/Y2                    td                    0.066      27.644 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/LUT6_inst_perm/L6
                                   net (fanout=5)        1.249      28.893         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_33_385/CECO                  td                    0.070      28.963 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      28.963         ntR10            
 CLMS_33_391/CECO                  td                    0.070      29.033 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ/CECO
                                   net (fanout=3)        0.000      29.033         ntR9             
 CLMS_33_397/CECI                                                          f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  29.033         Logic Levels: 4  
                                                                                   Logic: 0.514ns(20.945%), Route: 1.940ns(79.055%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826      50.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      50.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.251         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195      51.446 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.347      51.793         ntR188           
 CLMS_33_481/CR1                   td                    0.118      51.911 r       CLKROUTE_14/CR   
                                   net (fanout=3)        0.291      52.202         ntR190           
 CLMS_33_397/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.202                          
 clock uncertainty                                      -0.050      52.152                          

 Setup time                                             -0.072      52.080                          

 Data required time                                                 52.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.080                          
 Data arrival time                                                  29.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.201
  Launch Clock Delay      :  1.579
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.579      26.579         u_CORES/capt_o   
 CLMA_51_378/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_51_378/Q1                    tco                   0.125      26.704 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.349      27.053         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_33_372/CR1                   td                    0.183      27.236 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.342      27.578         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_45_379/Y2                    td                    0.066      27.644 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/LUT6_inst_perm/L6
                                   net (fanout=5)        1.249      28.893         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_33_385/CECO                  td                    0.070      28.963 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      28.963         ntR10            
 CLMS_33_391/CECI                                                          f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ/CE

 Data arrival time                                                  28.963         Logic Levels: 3  
                                                                                   Logic: 0.444ns(18.624%), Route: 1.940ns(81.376%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826      50.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      50.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.251         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195      51.446 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.346      51.792         ntR188           
 CLMS_33_475/CR1                   td                    0.118      51.910 r       CLKROUTE_13/CR   
                                   net (fanout=4)        0.291      52.201         ntR200           
 CLMS_33_391/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.000      52.201                          
 clock uncertainty                                      -0.050      52.151                          

 Setup time                                             -0.072      52.079                          

 Data required time                                                 52.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.079                          
 Data arrival time                                                  28.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.681  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.944
  Launch Clock Delay      :  1.263
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.263      26.263         u_CORES/capt_o   
 CLMA_51_378/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_51_378/Q0                    tco                   0.103      26.366 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.191      26.557         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_45_360/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  26.557         Logic Levels: 0  
                                                                                   Logic: 0.103ns(35.034%), Route: 0.191ns(64.966%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.546         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.410       2.189         ntR188           
 CLMA_45_474/CR1                   td                    0.135       2.324 r       CLKROUTE_8/CR    
                                   net (fanout=6)        0.620       2.944         ntR195           
 CLMA_45_360/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.944                          
 clock uncertainty                                       0.050       2.994                          

 Hold time                                              -0.025       2.969                          

 Data required time                                                  2.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.969                          
 Data arrival time                                                  26.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.681  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.944
  Launch Clock Delay      :  1.263
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.263      26.263         u_CORES/capt_o   
 CLMA_51_378/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_51_378/Q1                    tco                   0.103      26.366 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.193      26.559         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_45_360/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.559         Logic Levels: 0  
                                                                                   Logic: 0.103ns(34.797%), Route: 0.193ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.546         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.410       2.189         ntR188           
 CLMA_45_474/CR1                   td                    0.135       2.324 r       CLKROUTE_8/CR    
                                   net (fanout=6)        0.620       2.944         ntR195           
 CLMA_45_360/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.944                          
 clock uncertainty                                       0.050       2.994                          

 Hold time                                              -0.025       2.969                          

 Data required time                                                  2.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.969                          
 Data arrival time                                                  26.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.590                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.587  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.811
  Launch Clock Delay      :  1.224
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.224      26.224         u_CORES/capt_o   
 CLMS_45_361/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_45_361/Q0                    tco                   0.109      26.333 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=10)       0.112      26.445         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_45_366/A2                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/I2

 Data arrival time                                                  26.445         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.546         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.413       2.192         ntR188           
 CLMS_45_487/CR1                   td                    0.135       2.327 r       CLKROUTE_7/CR    
                                   net (fanout=6)        0.484       2.811         ntR196           
 CLMA_45_366/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.000       2.811                          
 clock uncertainty                                       0.050       2.861                          

 Hold time                                              -0.056       2.805                          

 Data required time                                                  2.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.805                          
 Data arrival time                                                  26.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.640                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.651  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.224
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.274 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      76.659         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.416      77.308         ntR188           
 CLMS_45_481/CR1                   td                    0.142      77.450 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.425      77.875         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_45_397/Q3                    tco                   0.126      78.001 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.443      78.444         u_CORES/conf_sel [0]
 CLMS_45_361/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  78.444         Logic Levels: 0  
                                                                                   Logic: 0.126ns(22.144%), Route: 0.443ns(77.856%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.224     126.224         u_CORES/capt_o   
 CLMS_45_361/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     126.224                          
 clock uncertainty                                      -0.050     126.174                          

 Setup time                                             -0.074     126.100                          

 Data required time                                                126.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.100                          
 Data arrival time                                                  78.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.146
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.274 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      76.659         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.416      77.308         ntR188           
 CLMS_45_481/CR1                   td                    0.142      77.450 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.425      77.875         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_45_397/Q1                    tco                   0.126      78.001 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.243      78.244         u_CORES/id_o [4] 
 CLMS_45_385/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                  78.244         Logic Levels: 0  
                                                                                   Logic: 0.126ns(34.146%), Route: 0.243ns(65.854%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.146     126.146         u_CORES/capt_o   
 CLMS_45_385/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.146                          
 clock uncertainty                                      -0.050     126.096                          

 Setup time                                             -0.074     126.022                          

 Data required time                                                126.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.022                          
 Data arrival time                                                  78.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.313
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.274 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      76.659         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.416      77.308         ntR188           
 CLMS_45_481/CR1                   td                    0.142      77.450 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.425      77.875         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_45_397/Q3                    tco                   0.120      77.995 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.359      78.354         u_CORES/conf_sel [0]
 CLMA_33_372/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.354         Logic Levels: 0  
                                                                                   Logic: 0.120ns(25.052%), Route: 0.359ns(74.948%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.313     126.313         u_CORES/capt_o   
 CLMA_33_372/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.313                          
 clock uncertainty                                      -0.050     126.263                          

 Setup time                                             -0.116     126.147                          

 Data required time                                                126.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.147                          
 Data arrival time                                                  78.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.793                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.665  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.648
  Launch Clock Delay      :  2.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     125.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.324         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.350     126.869         ntR188           
 CLMS_45_481/CR1                   td                    0.124     126.993 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.320     127.313         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_45_397/Q2                    tco                   0.104     127.417 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.222     127.639         u_CORES/id_o [0] 
 CLMA_33_372/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.639         Logic Levels: 0  
                                                                                   Logic: 0.104ns(31.902%), Route: 0.222ns(68.098%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.648     126.648         u_CORES/capt_o   
 CLMA_33_372/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.648                          
 clock uncertainty                                       0.050     126.698                          

 Hold time                                              -0.025     126.673                          

 Data required time                                                126.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.673                          
 Data arrival time                                                 127.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.665  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.648
  Launch Clock Delay      :  2.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     125.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.324         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.350     126.869         ntR188           
 CLMS_45_481/CR1                   td                    0.124     126.993 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.320     127.313         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_45_397/CR0                   tco                   0.120     127.433 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.223     127.656         u_CORES/id_o [1] 
 CLMA_33_372/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 127.656         Logic Levels: 0  
                                                                                   Logic: 0.120ns(34.985%), Route: 0.223ns(65.015%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.648     126.648         u_CORES/capt_o   
 CLMA_33_372/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.648                          
 clock uncertainty                                       0.050     126.698                          

 Hold time                                              -0.025     126.673                          

 Data required time                                                126.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.673                          
 Data arrival time                                                 127.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.732  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.581
  Launch Clock Delay      :  2.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     125.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.324         ntclkbufg_1      
 HCKB_213_466/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_1/CLKOUT
                                   net (fanout=82)       0.350     126.869         ntR188           
 CLMS_45_481/CR1                   td                    0.124     126.993 f       CLKROUTE_15/CR   
                                   net (fanout=4)        0.320     127.313         ntR201           
 CLMS_45_397/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_45_397/CR0                   tco                   0.122     127.435 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.173     127.608         u_CORES/id_o [1] 
 CLMA_51_384/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 127.608         Logic Levels: 0  
                                                                                   Logic: 0.122ns(41.356%), Route: 0.173ns(58.644%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.581     126.581         u_CORES/capt_o   
 CLMA_51_384/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.581                          
 clock uncertainty                                       0.050     126.631                          

 Hold time                                              -0.028     126.603                          

 Data required time                                                126.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.603                          
 Data arrival time                                                 127.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS
Path Group  : top_dds|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.348
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.318       2.747         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.141       2.888 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      0.669       3.557         u_CORES/u_debug_core_0/resetn
 CLMA_51_330/RSCO                  td                    0.052       3.609 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.609         ntR26            
 CLMA_51_336/RSCO                  td                    0.049       3.658 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       3.658         ntR25            
 CLMA_51_342/RSCO                  td                    0.049       3.707 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       3.707         ntR24            
 CLMA_51_348/RSCO                  td                    0.049       3.756 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.756         ntR23            
 CLMA_51_354/RSCO                  td                    0.049       3.805 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       3.805         ntR22            
 CLMA_51_360/RSCO                  td                    0.049       3.854 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.854         ntR21            
 CLMA_51_366/RSCO                  td                    0.049       3.903 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.903         ntR20            
 CLMA_51_372/RSCI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS

 Data arrival time                                                   3.903         Logic Levels: 7  
                                                                                   Logic: 0.487ns(42.128%), Route: 0.669ns(57.872%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564    1000.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195    1002.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.279    1002.348         ntR211           
 CLMA_51_372/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.393    1002.741                          
 clock uncertainty                                      -0.050    1002.691                          

 Recovery time                                          -0.116    1002.575                          

 Data required time                                               1002.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.575                          
 Data arrival time                                                   3.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.672                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv_srl/RS
Path Group  : top_dds|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.350
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.318       2.747         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.141       2.888 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      0.669       3.557         u_CORES/u_debug_core_0/resetn
 CLMA_51_330/RSCO                  td                    0.052       3.609 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.609         ntR26            
 CLMA_51_336/RSCO                  td                    0.049       3.658 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       3.658         ntR25            
 CLMA_51_342/RSCO                  td                    0.049       3.707 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       3.707         ntR24            
 CLMA_51_348/RSCO                  td                    0.049       3.756 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.756         ntR23            
 CLMA_51_354/RSCO                  td                    0.049       3.805 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       3.805         ntR22            
 CLMA_51_360/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv_srl/RS

 Data arrival time                                                   3.805         Logic Levels: 5  
                                                                                   Logic: 0.389ns(36.767%), Route: 0.669ns(63.233%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564    1000.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195    1002.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.281    1002.350         ntR211           
 CLMA_51_360/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv_srl/CLK
 clock pessimism                                         0.393    1002.743                          
 clock uncertainty                                      -0.050    1002.693                          

 Recovery time                                          -0.116    1002.577                          

 Data required time                                               1002.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.577                          
 Data arrival time                                                   3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RS
Path Group  : top_dds|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.350
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.318       2.747         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.141       2.888 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      0.669       3.557         u_CORES/u_debug_core_0/resetn
 CLMA_51_330/RSCO                  td                    0.052       3.609 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.609         ntR26            
 CLMA_51_336/RSCO                  td                    0.049       3.658 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       3.658         ntR25            
 CLMA_51_342/RSCO                  td                    0.049       3.707 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       3.707         ntR24            
 CLMA_51_348/RSCO                  td                    0.049       3.756 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.756         ntR23            
 CLMA_51_354/RSCO                  td                    0.049       3.805 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       3.805         ntR22            
 CLMA_51_360/RSCI                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.805         Logic Levels: 5  
                                                                                   Logic: 0.389ns(36.767%), Route: 0.669ns(63.233%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564    1000.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195    1002.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.281    1002.350         ntR211           
 CLMA_51_360/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.393    1002.743                          
 clock uncertainty                                      -0.050    1002.693                          

 Recovery time                                          -0.116    1002.577                          

 Data required time                                               1002.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.577                          
 Data arrival time                                                   3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : top_dds|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  2.338
  Clock Pessimism Removal :  -0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564       0.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195       2.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.269       2.338         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.123       2.461 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      0.174       2.635         u_CORES/u_debug_core_0/resetn
 CLMA_51_408/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.635         Logic Levels: 0  
                                                                                   Logic: 0.123ns(41.414%), Route: 0.174ns(58.586%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.321       2.750         ntR211           
 CLMA_51_408/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.393       2.357                          
 clock uncertainty                                       0.000       2.357                          

 Removal time                                           -0.038       2.319                          

 Data required time                                                  2.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.319                          
 Data arrival time                                                   2.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : top_dds|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  2.338
  Clock Pessimism Removal :  -0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564       0.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195       2.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.269       2.338         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.123       2.461 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      0.174       2.635         u_CORES/u_debug_core_0/resetn
 CLMA_51_408/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.635         Logic Levels: 0  
                                                                                   Logic: 0.123ns(41.414%), Route: 0.174ns(58.586%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.321       2.750         ntR211           
 CLMA_51_408/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.393       2.357                          
 clock uncertainty                                       0.000       2.357                          

 Removal time                                           -0.038       2.319                          

 Data required time                                                  2.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.319                          
 Data arrival time                                                   2.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : top_dds|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  2.338
  Clock Pessimism Removal :  -0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.564       0.668 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.668         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.741 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.449         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.874         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.195       2.069 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.269       2.338         ntR211           
 CLMA_57_420/CLK                                                           r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_57_420/CR0                   tco                   0.123       2.461 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=113)      0.174       2.635         u_CORES/u_debug_core_0/resetn
 CLMA_51_408/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.635         Logic Levels: 0  
                                                                                   Logic: 0.123ns(41.414%), Route: 0.174ns(58.586%)
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.321       2.750         ntR211           
 CLMA_51_408/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.393       2.357                          
 clock uncertainty                                       0.000       2.357                          

 Removal time                                           -0.038       2.319                          

 Data required time                                                  2.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.319                          
 Data arrival time                                                   2.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : dac_data[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.318       2.747         ntR211           
 DRM_40_462/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_462/QA0[1]                 tco                   1.021       3.768 f       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/QA0[1]
                                   net (fanout=3)        1.212       4.980         nt_dac_data[1]   
 IOLHR_16_162/DO_P                 td                    0.353       5.333 f       dac_data_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.333         dac_data_obuf[1]/ntO
 IOBD_0_162/PAD                    td                    2.007       7.340 f       dac_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.096       7.436         dac_data[1]      
 U22                                                                       f       dac_data[1] (port)

 Data arrival time                                                   7.436         Logic Levels: 2  
                                                                                   Logic: 3.381ns(72.105%), Route: 1.308ns(27.895%)
====================================================================================================

====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : dac_data[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.323       2.752         ntR211           
 DRM_40_492/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_492/QA0[1]                 tco                   1.021       3.773 f       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/QA0[1]
                                   net (fanout=3)        1.067       4.840         nt_dac_data[7]   
 IOLHR_16_222/DO_P                 td                    0.353       5.193 f       dac_data_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.193         dac_data_obuf[7]/ntO
 IOBD_0_222/PAD                    td                    2.007       7.200 f       dac_data_obuf[7]/opit_0/O
                                   net (fanout=1)        0.121       7.321         dac_data[7]      
 AA24                                                                      f       dac_data[7] (port)

 Data arrival time                                                   7.321         Logic Levels: 2  
                                                                                   Logic: 3.381ns(73.999%), Route: 1.188ns(26.001%)
====================================================================================================

====================================================================================================

Startpoint  : dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
Endpoint    : dac_data[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dds|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.660       0.764 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.764         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.851 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.696         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_0      
 HCKB_213_475/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=312)      0.323       2.752         ntR211           
 DRM_40_492/CLKA[0]                                                        r       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]

 DRM_40_492/QA0[0]                 tco                   1.021       3.773 f       dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k/QA0[0]
                                   net (fanout=3)        1.001       4.774         nt_dac_data[6]   
 IOLHR_16_192/DO_P                 td                    0.353       5.127 f       dac_data_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.127         dac_data_obuf[6]/ntO
 IOBS_0_192/PAD                    td                    2.022       7.149 f       dac_data_obuf[6]/opit_0/O
                                   net (fanout=1)        0.109       7.258         dac_data[6]      
 AC24                                                                      f       dac_data[6] (port)

 Data arrival time                                                   7.258         Logic Levels: 2  
                                                                                   Logic: 3.396ns(75.366%), Route: 1.110ns(24.634%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dds_inst/fre_add[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.136       0.136         sys_rst_n        
 IOBD_0_990/DIN                    td                    0.445       0.581 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         sys_rst_n_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       sys_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=12)       1.249       1.903         nt_sys_rst_n     
 CLMA_33_342/RS                                                            r       dds_inst/fre_add[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS

 Data arrival time                                                   1.903         Logic Levels: 2  
                                                                                   Logic: 0.518ns(27.220%), Route: 1.385ns(72.780%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dds_inst/fre_add[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.136       0.136         sys_rst_n        
 IOBD_0_990/DIN                    td                    0.445       0.581 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         sys_rst_n_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       sys_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=12)       1.250       1.904         nt_sys_rst_n     
 CLMS_33_337/RS                                                            r       dds_inst/fre_add[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.904         Logic Levels: 2  
                                                                                   Logic: 0.518ns(27.206%), Route: 1.386ns(72.794%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dds_inst/fre_add[8]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.136       0.136         sys_rst_n        
 IOBD_0_990/DIN                    td                    0.445       0.581 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         sys_rst_n_ibuf/ntD
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       sys_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=12)       1.250       1.904         nt_sys_rst_n     
 CLMS_33_337/RSCO                  td                    0.056       1.960 f       dds_inst/fre_add[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       1.960         ntR18            
 CLMS_33_343/RSCI                                                          f       dds_inst/fre_add[8]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.960         Logic Levels: 3  
                                                                                   Logic: 0.574ns(29.286%), Route: 1.386ns(70.714%)
====================================================================================================

{top_dds|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_40_462/CLKA[0]      dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_40_462/CLKA[0]      dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 499.430     500.000         0.570           High Pulse Width  DRM_40_462/CLKB[0]      dds_inst/rom_wave_inst/U_ipm2l_rom_rom_wave/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.430      25.000          0.570           Low Pulse Width   DRM_40_396/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           High Pulse Width  DRM_40_396/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           Low Pulse Width   DRM_40_336/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_33_372/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_33_372/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_33_372/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                
+----------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/18_dds/pds_prj/place_route/top_dds_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/18_dds/pds_prj/report_timing/top_dds_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/18_dds/pds_prj/report_timing/top_dds.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/18_dds/pds_prj/report_timing/rtr.db              
+----------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,084 MB
Total CPU time to report_timing completion : 0h:0m:9s
Process Total CPU time to report_timing completion : 0h:0m:9s
Total real time to report_timing completion : 0h:0m:17s
