INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/flexbusClock/flexbusClock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexbusClock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/flexbusClock/flexbusClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexbusClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/jitterFifo/sim/jitterFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitterFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/reciprocalLut/sim/reciprocalLut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciprocalLut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap0/sim/resamplerTap0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap1/sim/resamplerTap1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap2/sim/resamplerTap2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap3/sim/resamplerTap3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap4/sim/resamplerTap4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap5/sim/resamplerTap5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap6/sim/resamplerTap6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap7/sim/resamplerTap7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap8/sim/resamplerTap8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/systemClock/systemClock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systemClock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/systemClock/systemClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systemClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/dataFifo/sim/dataFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/calc_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/calc_ma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_ma
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/calc_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/calc_n_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_n_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/HLSLdpcLogDecScalbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLSLdpcLogDecScalbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/HLSLdpcLogDecScalcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLSLdpcLogDecScalcud_ram
INFO: [VRFC 10-311] analyzing module HLSLdpcLogDecScalcud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/HLSLdpcLogDecScaledMin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLSLdpcLogDecScaledMin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/HLSLdpcLogDecScaleOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLSLdpcLogDecScaleOg_ram
INFO: [VRFC 10-311] analyzing module HLSLdpcLogDecScaleOg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcAA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcAA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcAB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcAB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcAE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcAE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcAF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcAF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcAG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcAG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcAH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcAH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcAI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcAI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/c76b/hdl/verilog/mcalcI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcalcI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_HLSLdpcLogDecScaledMin_0_0/sim/design_2_HLSLdpcLogDecScaledMin_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_HLSLdpcLogDecScaledMin_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_delta_ram
INFO: [VRFC 10-311] analyzing module new_setupLDPC_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newbkb_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newcud_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newcud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newdEe_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newdEe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_neweOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_neweOg_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_neweOg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newfYi_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newfYi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newg8j_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newg8j
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newhbi_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newhbi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newibs_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newibs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newjbC_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newjbC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newkbM_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newkbM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newlbW_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newlbW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newmb6_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newmb6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newncg_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newncg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newocq_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newocq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newpcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newpcA_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newpcA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newqcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newqcK_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newqcK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newrcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newrcU_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newrcU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/new_setupLDPC_newsc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newsc4_rom
INFO: [VRFC 10-311] analyzing module new_setupLDPC_newsc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC_mac_mulAem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulAem_DSP48_6
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulAem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC_mac_mulBew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulBew_DSP48_7
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulBew
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC_mac_mulCeG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulCeG_DSP48_8
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulCeG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC_mac_mulDeQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulDeQ_DSP48_9
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulDeQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC_mac_mulEe0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulEe0_DSP48_10
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulEe0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC_mac_muludo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_muludo_DSP48_0
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_muludo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC_mac_mulvdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulvdy_DSP48_1
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulvdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC_mac_mulwdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulwdI_DSP48_2
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulwdI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC_mac_mulxdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulxdS_DSP48_3
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulxdS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC_mac_mulyd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulyd2_DSP48_4
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulyd2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/fd48/hdl/verilog/setupLDPC_mac_mulzec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulzec_DSP48_5
INFO: [VRFC 10-311] analyzing module setupLDPC_mac_mulzec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_setupLDPC_0_0/sim/design_2_setupLDPC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_setupLDPC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/bd/design_2/ipshared/59b0/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_4
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_4_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_4_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_4_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_1/sim/design_2_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_2/sim/design_2_blk_mem_gen_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_gen_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_3/sim/design_2_blk_mem_gen_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_gen_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_data_0_0/sim/design_2_raw_data_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_raw_data_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_4/sim/design_2_blk_mem_gen_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_gen_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_decode_data_0_0/sim/design_2_decode_data_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_decode_data_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/0673/hdl/verilog/LDPC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDPC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_LDPC_CTRL_0_0/sim/design_2_LDPC_CTRL_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_LDPC_CTRL_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/ipshared/efcf/hdl/verilog/LDPC_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDPC_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_LDPC_buff_0_upgraded_ipi_0/sim/design_2_LDPC_buff_0_upgraded_ipi_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_LDPC_buff_0_upgraded_ipi_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_1_0/sim/design_2_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_5/sim/design_2_blk_mem_gen_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_gen_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_2_0/sim/design_2_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/bd/design_2/ipshared/cb33/hdl/verilog/LDPC_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDPC_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_LDPC_Out_0_0/sim/design_2_LDPC_Out_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_LDPC_Out_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/sim/ldpcDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldpcDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/mpy18x18WithCe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpy18x18WithCe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/shifter18to48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter18to48
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/dualFirCoeffRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualFirCoeffRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/singleFir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleFir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/mpy18x18PL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpy18x18PL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cicRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cicRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cicDecimator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cicDecimator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/agcLoopRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module agcLoopRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multihSuperbaudH1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multihSuperbaudH1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/mpy18x18PL0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpy18x18PL0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/divSqrt2WIthCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divSqrt2WithCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/loopRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loopRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/resampler/resampRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/ddcRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddcRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/halfband/dualHalfband.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualHalfbandDecimate
INFO: [VRFC 10-2458] undeclared symbol evenFirIReady, assumed default net type wire [C:/modem/vivado/halfband/dualHalfband.v:40]
INFO: [VRFC 10-2458] undeclared symbol evenOutIValid, assumed default net type wire [C:/modem/vivado/halfband/dualHalfband.v:42]
INFO: [VRFC 10-2458] undeclared symbol evenFirQReady, assumed default net type wire [C:/modem/vivado/halfband/dualHalfband.v:52]
INFO: [VRFC 10-2458] undeclared symbol evenOutQValid, assumed default net type wire [C:/modem/vivado/halfband/dualHalfband.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/dualFir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualFir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cmpy18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmpy18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/dualDecimator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualDecimator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/variableGain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module variableGain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cicComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cicComp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/agcLoopFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module agcLoopFilter
INFO: [VRFC 10-2458] undeclared symbol invertError, assumed default net type wire [C:/modem/vivado/agcLoopFilter.v:42]
INFO: [VRFC 10-2458] undeclared symbol zeroError, assumed default net type wire [C:/modem/vivado/agcLoopFilter.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/vm_cordic_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vm_cordic_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/lagGain12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lagGain12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/leadGain12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leadGain12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/carrierLoopRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carrierLoopRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/resampler/resampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multihSuperbaudTED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multihSuperbaudTED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/vm_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vm_cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/loopFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loopFilter
INFO: [VRFC 10-2458] undeclared symbol invertError, assumed default net type wire [C:/modem/vivado/loopFilter.v:50]
INFO: [VRFC 10-2458] undeclared symbol zeroError, assumed default net type wire [C:/modem/vivado/loopFilter.v:51]
INFO: [VRFC 10-2458] undeclared symbol clearAccum, assumed default net type wire [C:/modem/vivado/loopFilter.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/bitsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitsync
INFO: [VRFC 10-2458] undeclared symbol timingErrorEn, assumed default net type wire [C:/modem/vivado/bitsync.v:354]
INFO: [VRFC 10-2458] undeclared symbol satPos, assumed default net type wire [C:/modem/vivado/bitsync.v:655]
INFO: [VRFC 10-2458] undeclared symbol satNeg, assumed default net type wire [C:/modem/vivado/bitsync.v:656]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/demodRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demodRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/ddc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2458] undeclared symbol bypassCic, assumed default net type wire [C:/modem/vivado/ddc.v:84]
INFO: [VRFC 10-2458] undeclared symbol bypassHb, assumed default net type wire [C:/modem/vivado/ddc.v:85]
INFO: [VRFC 10-2458] undeclared symbol bypassFir, assumed default net type wire [C:/modem/vivado/ddc.v:87]
INFO: [VRFC 10-2458] undeclared symbol enableBasebandInputs, assumed default net type wire [C:/modem/vivado/ddc.v:89]
INFO: [VRFC 10-2458] undeclared symbol hb0SyncOut, assumed default net type wire [C:/modem/vivado/ddc.v:183]
INFO: [VRFC 10-2458] undeclared symbol hbSyncOut, assumed default net type wire [C:/modem/vivado/ddc.v:368]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/channelAgc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channelAGC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/fmDemod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmDemod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/carrierLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carrierLoop
INFO: [VRFC 10-2458] undeclared symbol invertError, assumed default net type wire [C:/modem/vivado/carrierLoop.v:72]
INFO: [VRFC 10-2458] undeclared symbol zeroError, assumed default net type wire [C:/modem/vivado/carrierLoop.v:73]
INFO: [VRFC 10-2458] undeclared symbol sweepEnable, assumed default net type wire [C:/modem/vivado/carrierLoop.v:74]
INFO: [VRFC 10-2458] undeclared symbol clearAccum, assumed default net type wire [C:/modem/vivado/carrierLoop.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/dualResampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualResampler
INFO: [VRFC 10-2458] undeclared symbol resetPhase, assumed default net type wire [C:/modem/vivado/dualResampler.v:66]
INFO: [VRFC 10-2458] undeclared symbol auCicSyncOut, assumed default net type wire [C:/modem/vivado/dualResampler.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/decoder/biphase_to_nrz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biphase_to_nrz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/decoder/mrk_spc_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mrk_spc_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/decoder/decoderRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoderRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/millerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module millerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/interpRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cicInterpolate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cicInterpolate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/shift48To18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift48to18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/videoFir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoFir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cicCompMpy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cicCompMpy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/decoder/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2458] undeclared symbol clk_sel, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:52]
INFO: [VRFC 10-2458] undeclared symbol data_inv, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:53]
INFO: [VRFC 10-2458] undeclared symbol demux, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:55]
INFO: [VRFC 10-2458] undeclared symbol feher, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:56]
INFO: [VRFC 10-2458] undeclared symbol swap, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:57]
INFO: [VRFC 10-2458] undeclared symbol biphase, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:58]
INFO: [VRFC 10-2458] undeclared symbol miller, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:59]
INFO: [VRFC 10-2458] undeclared symbol millerBitEn, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:157]
INFO: [VRFC 10-2458] undeclared symbol millerBit, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/demod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demod
INFO: [VRFC 10-2458] undeclared symbol bitsyncLock, assumed default net type wire [C:/modem/vivado/demod.v:100]
INFO: [VRFC 10-2458] undeclared symbol auBitsyncLock, assumed default net type wire [C:/modem/vivado/demod.v:101]
INFO: [VRFC 10-2458] undeclared symbol oqpskIthenQ, assumed default net type wire [C:/modem/vivado/demod.v:112]
INFO: [VRFC 10-2458] undeclared symbol carrierOffsetEn, assumed default net type wire [C:/modem/vivado/demod.v:144]
INFO: [VRFC 10-2458] undeclared symbol ddcSync, assumed default net type wire [C:/modem/vivado/demod.v:156]
INFO: [VRFC 10-2458] undeclared symbol demodSync, assumed default net type wire [C:/modem/vivado/demod.v:283]
INFO: [VRFC 10-2458] undeclared symbol resampSync, assumed default net type wire [C:/modem/vivado/demod.v:480]
INFO: [VRFC 10-2458] undeclared symbol auResampSync, assumed default net type wire [C:/modem/vivado/demod.v:550]
INFO: [VRFC 10-2458] undeclared symbol bsErrorEn, assumed default net type wire [C:/modem/vivado/demod.v:708]
INFO: [VRFC 10-2458] undeclared symbol tedOutputEn, assumed default net type wire [C:/modem/vivado/demod.v:709]
INFO: [VRFC 10-2458] undeclared symbol tedSyncPulse, assumed default net type wire [C:/modem/vivado/demod.v:710]
INFO: [VRFC 10-2458] undeclared symbol cordicModes, assumed default net type wire [C:/modem/vivado/demod.v:775]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/decoder/pcmDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmDecoder
INFO: [VRFC 10-2458] undeclared symbol clk_sel, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:40]
INFO: [VRFC 10-2458] undeclared symbol data_inv, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:41]
INFO: [VRFC 10-2458] undeclared symbol demux, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:43]
INFO: [VRFC 10-2458] undeclared symbol feher, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:44]
INFO: [VRFC 10-2458] undeclared symbol swap, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:45]
INFO: [VRFC 10-2458] undeclared symbol biphase, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:46]
INFO: [VRFC 10-2458] undeclared symbol miller, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:47]
INFO: [VRFC 10-2458] undeclared symbol millerBitEn, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:121]
INFO: [VRFC 10-2458] undeclared symbol millerBit, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:122]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/digitalPLL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digitalPLL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/ics307Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ics307Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/interpolate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolate
INFO: [VRFC 10-2458] undeclared symbol bypass, assumed default net type wire [C:/modem/vivado/interpolate.v:71]
INFO: [VRFC 10-2458] undeclared symbol test, assumed default net type wire [C:/modem/vivado/interpolate.v:72]
INFO: [VRFC 10-2458] undeclared symbol invert, assumed default net type wire [C:/modem/vivado/interpolate.v:73]
INFO: [VRFC 10-2458] undeclared symbol bypassEQ, assumed default net type wire [C:/modem/vivado/interpolate.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/flexbus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexbus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoTopRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module semcoTopRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemodTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module semcoDemodTop
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:158]
INFO: [VRFC 10-2458] undeclared symbol clkLocked, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:159]
INFO: [VRFC 10-2458] undeclared symbol busClk, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:164]
INFO: [VRFC 10-2458] undeclared symbol fbClkLocked, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:165]
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:210]
INFO: [VRFC 10-2458] undeclared symbol wr0, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:211]
INFO: [VRFC 10-2458] undeclared symbol wr1, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:212]
INFO: [VRFC 10-2458] undeclared symbol wr2, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:213]
INFO: [VRFC 10-2458] undeclared symbol wr3, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:214]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:237]
INFO: [VRFC 10-2458] undeclared symbol spiFlashCK, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:244]
INFO: [VRFC 10-2458] undeclared symbol spiFlashCS, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:245]
INFO: [VRFC 10-2458] undeclared symbol reboot, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:308]
INFO: [VRFC 10-2458] undeclared symbol iDemodSym2xEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:352]
INFO: [VRFC 10-2458] undeclared symbol iDemodSymEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:353]
INFO: [VRFC 10-2458] undeclared symbol iDemodSymClk, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:355]
INFO: [VRFC 10-2458] undeclared symbol iDemodBit, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:356]
INFO: [VRFC 10-2458] undeclared symbol qDemodSym2xEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:357]
INFO: [VRFC 10-2458] undeclared symbol qDemodSymEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:358]
INFO: [VRFC 10-2458] undeclared symbol qDemodSymClk, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:359]
INFO: [VRFC 10-2458] undeclared symbol qDemodBit, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:361]
INFO: [VRFC 10-2458] undeclared symbol auDemodSymClk, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:362]
INFO: [VRFC 10-2458] undeclared symbol auDemodBit, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:363]
INFO: [VRFC 10-2458] undeclared symbol demodTimingLock, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:364]
INFO: [VRFC 10-2458] undeclared symbol demodCarrierLock, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:365]
INFO: [VRFC 10-2458] undeclared symbol trellisSymEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:366]
INFO: [VRFC 10-2458] undeclared symbol iLdpcSymEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:370]
INFO: [VRFC 10-2458] undeclared symbol qLdpcSymEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:370]
INFO: [VRFC 10-2458] undeclared symbol trellisSymEnEven, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:375]
INFO: [VRFC 10-2458] undeclared symbol demodDac0ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:380]
INFO: [VRFC 10-2458] undeclared symbol demodDac1ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:382]
INFO: [VRFC 10-2458] undeclared symbol demodDac2ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:384]
INFO: [VRFC 10-2458] undeclared symbol demodSdiSymEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:395]
INFO: [VRFC 10-2458] undeclared symbol demodEyeClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:396]
INFO: [VRFC 10-2458] undeclared symbol pcmDac0ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:436]
INFO: [VRFC 10-2458] undeclared symbol pcmDac1ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:438]
INFO: [VRFC 10-2458] undeclared symbol pcmDac2ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:440]
INFO: [VRFC 10-2458] undeclared symbol pcmTrellisBit, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:442]
INFO: [VRFC 10-2458] undeclared symbol pcmTrellisSymEnOut, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:443]
INFO: [VRFC 10-2458] undeclared symbol pcmTrellisSym2xEnOut, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:444]
INFO: [VRFC 10-2458] undeclared symbol dualDataI, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:586]
INFO: [VRFC 10-2458] undeclared symbol dualDataQ, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:587]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/clkAndDataRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkAndDataRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/clkAndDataOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkAndDataOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/sdi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartRegs
INFO: [VRFC 10-311] analyzing module uartBaudGen
INFO: [VRFC 10-311] analyzing module uartTx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/traceBackTableLWK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traceBackTableDeeper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/trellis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trellis
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/trellisCarrierLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trellisCarrierLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/acs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder2s
INFO: [VRFC 10-311] analyzing module comp
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-311] analyzing module acs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/mfilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfilter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/viteri_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viterbi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/maxMetricEvenOdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxMetricEvenOdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/bitLifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitLifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/rotMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/comp4twosComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp4twosComp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/bitFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cmpy18Sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmpy18Sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leadGain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/lagGain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lagGain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/acsMuxMpy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acsMuxMpy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/lwkAcs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acsMultH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/mfilt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfilt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/trellisMultiH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trellisMultiH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/tbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/mfiltBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfiltBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/traceBackMultiH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traceBackMultiH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/multihCarrierLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multihCarrierLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/compSel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compSel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/comp4twosCompMultiH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp4twosCompMultiH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/tiltPhaseAcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tilt
INFO: [VRFC 10-311] analyzing module tiltPhaseAcc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/lwkViterbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viterbiMultiH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/rotMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/rot8x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rot8x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/maxMetricMultiH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxMetricMultiH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multi-h/vivadoMac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp48_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/ldpc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldpc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/ldpcFramer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldpcFramer
INFO: [VRFC 10-311] analyzing module fourBitCorrelator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/ldpcRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldpcRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/spiGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/ldpcDecisionMapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldpcDecisionMapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cmaRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmaRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cma
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cmaTap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmaTap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cmaSum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmaSum
INFO: [VRFC 10-311] analyzing module add8Taps
INFO: [VRFC 10-311] analyzing module add2Taps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cmpy18WithCePL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmpy18WithCePL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cmagEstimate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmagEstimate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/testLdpcDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.sim/simLdpc/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/dds6p0/sim/dds6p0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds6p0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/dds6p0/demo_tb/tb_dds6p0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_dds6p0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/halfbandEven/sim/halfbandEven.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity halfbandEven
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/halfbandEven/demo_tb/tb_halfbandEven.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_halfbandEven
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/invSinc/sim/invSinc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity invSinc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/invSinc/demo_tb/tb_invSinc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_invSinc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/mult12x8Lut/sim/mult12x8Lut.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult12x8Lut
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/mult10x10/sim/mult10x10.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult10x10
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/mult8x8/sim/mult8x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult8x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/decayMpy10x8/sim/decayMpy10x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decayMpy10x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_address_mux_0/sim/design_2_address_mux_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_address_mux_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_mux_0/sim/design_2_data_mux_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_data_mux_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd" into library util_vector_logic_v2_0
INFO: [VRFC 10-307] analyzing entity util_vector_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_0/sim/design_2_util_vector_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_util_vector_logic_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_0/sim/design_2_data_ce_mux_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_data_ce_mux_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_1/sim/design_2_data_ce_mux_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_data_ce_mux_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_2/sim/design_2_data_ce_mux_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_data_ce_mux_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux2_0/sim/design_2_raw_ce_mux2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_raw_ce_mux2_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_1/sim/design_2_util_vector_logic_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_util_vector_logic_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux2_1/sim/design_2_raw_ce_mux2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_raw_ce_mux2_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_raw_ce_mux0_0/sim/design_2_dec_raw_ce_mux0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_dec_raw_ce_mux0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_raw_ce_mux0_1/sim/design_2_dec_raw_ce_mux0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_dec_raw_ce_mux0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_dec_ce_mux2_0/sim/design_2_dec_dec_ce_mux2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_dec_dec_ce_mux2_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_address_mux_1/sim/design_2_address_mux_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_address_mux_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_1/sim/design_2_c_addsub_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_2/sim/design_2_c_addsub_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_2_0/sim/design_2_c_addsub_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_3_0/sim/design_2_c_addsub_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_3_1/sim/design_2_c_addsub_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_4_0/sim/design_2_c_addsub_4_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_4_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_5_0/sim/design_2_c_addsub_5_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_5_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_6_0/sim/design_2_c_addsub_6_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_6_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_9_0/sim/design_2_c_addsub_9_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_9_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_0/sim/design_2_c_addsub_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_8_0/sim/design_2_c_addsub_8_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_8_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_8_1/sim/design_2_c_addsub_8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_c_addsub_8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_0/sim/design_2_mux_lat_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_mux_lat_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_itt_num_lat_0/sim/design_2_itt_num_lat_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_itt_num_lat_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_buff_start_lat_0/sim/design_2_buff_start_lat_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_buff_start_lat_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_1/sim/design_2_mux_lat_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_mux_lat_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_decode_start_lat_0/sim/design_2_decode_start_lat_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_decode_start_lat_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/ldpcDecoder_18/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_2/sim/design_2_mux_lat_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_mux_lat_2
