###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID 24p105-03)
#  Generated on:      Fri Nov 29 10:35:03 2024
#  Design:            VGA
#  Command:           timeDesign -reportOnly -pathReports -drvReports -slackReports -numPaths 50 -prefix PAD_TOP_FIR -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin u1/CBAR_reg_20/C 
Endpoint:   u1/CBAR_reg_20/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.297
= Slack Time                  -42.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.445 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.439 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.574 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.571 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.122 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.102 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.983 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.969 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.473 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.473 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.901 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.904 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.555 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.556 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.006 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.006 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.836 | 
     | u1/CBAR_reg_20/E     |   ^   | u1/n303            | DFEC1   |  0.016 |  61.297 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.445 | 
     | u1/CBAR_reg_20/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.445 | 
     +-----------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin u1/CBAR_reg_22/C 
Endpoint:   u1/CBAR_reg_22/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.297
= Slack Time                  -42.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.445 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.439 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.574 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.571 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.122 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.102 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.983 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.969 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.473 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.472 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.901 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.905 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.555 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.556 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.006 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.006 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.836 | 
     | u1/CBAR_reg_22/E     |   ^   | u1/n303            | DFEC1   |  0.016 |  61.297 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.445 | 
     | u1/CBAR_reg_22/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.445 | 
     +-----------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin u1/CBAR_reg_21/C 
Endpoint:   u1/CBAR_reg_21/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.297
= Slack Time                  -42.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.445 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.438 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.573 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.571 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.122 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.101 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.982 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.968 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.472 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.472 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.902 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.905 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.556 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.557 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.007 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.007 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.837 | 
     | u1/CBAR_reg_21/E     |   ^   | u1/n303            | DFEC1   |  0.015 |  61.297 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.445 | 
     | u1/CBAR_reg_21/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.445 | 
     +-----------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin u1/CBAR_reg_19/C 
Endpoint:   u1/CBAR_reg_19/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.296
= Slack Time                  -42.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.444 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.438 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.573 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.570 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.121 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.101 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.982 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.968 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.471 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.471 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.902 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.906 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.556 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.557 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.007 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.007 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.837 | 
     | u1/CBAR_reg_19/E     |   ^   | u1/n303            | DFEC1   |  0.015 |  61.296 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.444 | 
     | u1/CBAR_reg_19/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.444 | 
     +-----------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin u1/CBAR_reg_18/C 
Endpoint:   u1/CBAR_reg_18/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.295
= Slack Time                  -42.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.443 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.436 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.572 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.569 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.120 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.099 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.980 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.966 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.470 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.470 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.904 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.907 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.558 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.559 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.009 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.009 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.839 | 
     | u1/CBAR_reg_18/E     |   ^   | u1/n303            | DFEC1   |  0.014 |  61.295 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.443 | 
     | u1/CBAR_reg_18/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.443 | 
     +-----------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin u1/CBAR_reg_16/C 
Endpoint:   u1/CBAR_reg_16/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.295
= Slack Time                  -42.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.443 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.436 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.571 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.569 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.120 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.099 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.980 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.966 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.470 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.470 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.904 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.907 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.558 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.559 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.009 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.009 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.839 | 
     | u1/CBAR_reg_16/E     |   ^   | u1/n303            | DFEC1   |  0.013 |  61.295 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.443 | 
     | u1/CBAR_reg_16/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.443 | 
     +-----------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin u1/CBAR_reg_26/C 
Endpoint:   u1/CBAR_reg_26/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.295
= Slack Time                  -42.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.443 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.436 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.571 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.569 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.120 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.099 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.980 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.966 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.470 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.470 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.904 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.907 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.558 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.559 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.009 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.009 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.839 | 
     | u1/CBAR_reg_26/E     |   ^   | u1/n303            | DFEC1   |  0.013 |  61.295 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.443 | 
     | u1/CBAR_reg_26/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.443 | 
     +-----------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin u1/CBAR_reg_27/C 
Endpoint:   u1/CBAR_reg_27/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.295
= Slack Time                  -42.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.443 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.436 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.571 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.569 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.120 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.099 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.980 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.966 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.470 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.470 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.904 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.907 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.558 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.559 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.009 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.009 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.839 | 
     | u1/CBAR_reg_27/E     |   ^   | u1/n303            | DFEC1   |  0.013 |  61.295 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.443 | 
     | u1/CBAR_reg_27/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.443 | 
     +-----------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin u1/CBAR_reg_25/C 
Endpoint:   u1/CBAR_reg_25/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.294
= Slack Time                  -42.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.442 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.436 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.571 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.568 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.119 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.099 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.980 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.966 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.470 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.470 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.904 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.907 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.558 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.559 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.009 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.009 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.839 | 
     | u1/CBAR_reg_25/E     |   ^   | u1/n303            | DFEC1   |  0.013 |  61.294 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.442 | 
     | u1/CBAR_reg_25/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.442 | 
     +-----------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin u1/CBAR_reg_24/C 
Endpoint:   u1/CBAR_reg_24/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.294
= Slack Time                  -42.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.442 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.436 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.571 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.568 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.119 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.099 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.980 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.966 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.470 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.469 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.904 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.907 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.558 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.559 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.009 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.009 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.839 | 
     | u1/CBAR_reg_24/E     |   ^   | u1/n303            | DFEC1   |  0.013 |  61.294 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.442 | 
     | u1/CBAR_reg_24/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.442 | 
     +-----------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin u1/CBAR_reg_29/C 
Endpoint:   u1/CBAR_reg_29/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.294
= Slack Time                  -42.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.442 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.435 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.571 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.568 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.119 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.098 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.979 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.965 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.469 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.469 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.905 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.908 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.559 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.559 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.010 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.010 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.840 | 
     | u1/CBAR_reg_29/E     |   ^   | u1/n303            | DFEC1   |  0.013 |  61.294 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.442 | 
     | u1/CBAR_reg_29/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.442 | 
     +-----------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin u1/CBAR_reg_30/C 
Endpoint:   u1/CBAR_reg_30/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.293
= Slack Time                  -42.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.441 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.435 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.570 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.567 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.118 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.098 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.979 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.965 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.469 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.469 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.905 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.908 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.559 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.560 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.010 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.010 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.840 | 
     | u1/CBAR_reg_30/E     |   ^   | u1/n303            | DFEC1   |  0.012 |  61.293 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.441 | 
     | u1/CBAR_reg_30/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.441 | 
     +-----------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin u1/CBAR_reg_17/C 
Endpoint:   u1/CBAR_reg_17/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.293
= Slack Time                  -42.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.441 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.435 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.570 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.567 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.118 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.098 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.979 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.965 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.469 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.468 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.905 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.909 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.559 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.560 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.010 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.010 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.840 | 
     | u1/CBAR_reg_17/E     |   ^   | u1/n303            | DFEC1   |  0.012 |  61.293 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.441 | 
     | u1/CBAR_reg_17/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.441 | 
     +-----------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin u1/CBAR_reg_28/C 
Endpoint:   u1/CBAR_reg_28/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.293
= Slack Time                  -42.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.441 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.434 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.570 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.567 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.118 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.097 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.979 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.964 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.468 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.468 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.906 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.909 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.559 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.560 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.011 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.011 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.841 | 
     | u1/CBAR_reg_28/E     |   ^   | u1/n303            | DFEC1   |  0.012 |  61.293 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.441 | 
     | u1/CBAR_reg_28/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.441 | 
     +-----------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin u1/CBAR_reg_23/C 
Endpoint:   u1/CBAR_reg_23/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.292
= Slack Time                  -42.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.440 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.434 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.569 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.566 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.117 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.097 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.978 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.964 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.467 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.467 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.906 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.910 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.560 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.561 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.012 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.012 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.841 | 
     | u1/CBAR_reg_23/E     |   ^   | u1/n303            | DFEC1   |  0.011 |  61.292 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.440 | 
     | u1/CBAR_reg_23/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.440 | 
     +-----------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin u1/CBAR_reg_31/C 
Endpoint:   u1/CBAR_reg_31/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.292
= Slack Time                  -42.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.439 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.433 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.568 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.565 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.116 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.096 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.977 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.963 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.467 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.467 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.907 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.910 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.561 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.562 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.012 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.012 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.842 | 
     | u1/CBAR_reg_31/E     |   ^   | u1/n303            | DFEC1   |  0.010 |  61.292 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.439 | 
     | u1/CBAR_reg_31/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.439 | 
     +-----------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin u1/CBAR_reg_12/C 
Endpoint:   u1/CBAR_reg_12/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.288
= Slack Time                  -42.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.435 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.429 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.564 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.562 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.112 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.092 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.973 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.959 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.463 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.463 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.911 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.914 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.565 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.566 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.016 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.016 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.846 | 
     | u1/CBAR_reg_12/E     |   ^   | u1/n303            | DFEC1   |  0.006 |  61.288 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.435 | 
     | u1/CBAR_reg_12/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.435 | 
     +-----------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin u1/CBAR_reg_15/C 
Endpoint:   u1/CBAR_reg_15/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.286
= Slack Time                  -42.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.434 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.427 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.563 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.560 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.111 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.090 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.972 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.957 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.461 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.461 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.912 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.916 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.566 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.567 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.018 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.018 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.847 | 
     | u1/CBAR_reg_15/E     |   ^   | u1/n303            | DFEC1   |  0.005 |  61.286 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.434 | 
     | u1/CBAR_reg_15/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.434 | 
     +-----------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin u1/CBAR_reg_13/C 
Endpoint:   u1/CBAR_reg_13/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.286
= Slack Time                  -42.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.434 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.427 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.562 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.560 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.111 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.090 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.971 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.957 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.461 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.461 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.913 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.916 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.567 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.568 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.018 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.018 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.848 | 
     | u1/CBAR_reg_13/E     |   ^   | u1/n303            | DFEC1   |  0.005 |  61.286 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.434 | 
     | u1/CBAR_reg_13/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.434 | 
     +-----------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin u1/CBAR_reg_14/C 
Endpoint:   u1/CBAR_reg_14/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.286
= Slack Time                  -42.433
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.433 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.427 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.562 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.560 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.110 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.090 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.971 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.957 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.461 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.461 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.913 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.916 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.567 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.568 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.018 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.018 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.848 | 
     | u1/CBAR_reg_14/E     |   ^   | u1/n303            | DFEC1   |  0.004 |  61.286 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.433 | 
     | u1/CBAR_reg_14/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.433 | 
     +-----------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin u1/CBAR_reg_11/C 
Endpoint:   u1/CBAR_reg_11/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.283
= Slack Time                  -42.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.431 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.424 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.559 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.557 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -39.108 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -39.087 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.968 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.954 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.458 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.458 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   10.916 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   10.919 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.570 | 
     | u1/U240/A            |   ^   | u1/n319            | AOI211  |  0.001 |  58.001 |   15.571 | 
     | u1/U240/Q            |   v   | u1/n107            | AOI211  |  1.450 |  59.452 |   17.021 | 
     | u1/U239/A            |   v   | u1/n107            | CLKIN6  |  0.000 |  59.452 |   17.021 | 
     | u1/U239/Q            |   ^   | u1/n303            | CLKIN6  |  1.830 |  61.281 |   18.851 | 
     | u1/CBAR_reg_11/E     |   ^   | u1/n303            | DFEC1   |  0.001 |  61.283 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.431 | 
     | u1/CBAR_reg_11/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.431 | 
     +-----------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin u1/hvlen_reg_26/C 
Endpoint:   u1/hvlen_reg_26/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.168
= Slack Time                  -42.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.316 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.309 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.445 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.442 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.993 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.972 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.854 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.839 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.343 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.343 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.030 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.034 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.684 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.686 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.074 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.074 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.807 | 
     | u1/hvlen_reg_26/E    |   ^   | u1/n307            | DFEC3   |  0.045 |  61.168 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.316 | 
     | u1/hvlen_reg_26/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.316 | 
     +------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin u1/hvlen_reg_27/C 
Endpoint:   u1/hvlen_reg_27/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.168
= Slack Time                  -42.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.316 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.309 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.445 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.442 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.993 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.972 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.854 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.839 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.343 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.343 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.030 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.034 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.684 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.686 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.074 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.074 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.807 | 
     | u1/hvlen_reg_27/E    |   ^   | u1/n307            | DFEC3   |  0.045 |  61.168 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.316 | 
     | u1/hvlen_reg_27/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.316 | 
     +------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin u1/hvlen_reg_25/C 
Endpoint:   u1/hvlen_reg_25/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.168
= Slack Time                  -42.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.316 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.309 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.444 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.442 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.993 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.972 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.853 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.839 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.343 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.343 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.031 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.034 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.685 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.686 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.074 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.074 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.807 | 
     | u1/hvlen_reg_25/E    |   ^   | u1/n307            | DFEC3   |  0.045 |  61.168 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.316 | 
     | u1/hvlen_reg_25/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.316 | 
     +------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin u1/hvlen_reg_24/C 
Endpoint:   u1/hvlen_reg_24/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.168
= Slack Time                  -42.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.316 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.309 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.444 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.442 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.992 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.972 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.853 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.839 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.343 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.343 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.031 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.034 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.685 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.686 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.074 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.074 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.807 | 
     | u1/hvlen_reg_24/E    |   ^   | u1/n307            | DFEC3   |  0.045 |  61.168 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.316 | 
     | u1/hvlen_reg_24/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.316 | 
     +------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin u1/hvlen_reg_29/C 
Endpoint:   u1/hvlen_reg_29/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.167
= Slack Time                  -42.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.315 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.308 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.443 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.441 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.992 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.971 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.852 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.838 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.342 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.342 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.032 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.035 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.686 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.687 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.075 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.075 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.808 | 
     | u1/hvlen_reg_29/E    |   ^   | u1/n307            | DFEC1   |  0.044 |  61.167 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.315 | 
     | u1/hvlen_reg_29/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.315 | 
     +------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin u1/hvlen_reg_30/C 
Endpoint:   u1/hvlen_reg_30/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.166
= Slack Time                  -42.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.314 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.308 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.443 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.440 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.991 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.971 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.852 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.838 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.342 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.341 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.032 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.036 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.686 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.687 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.075 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.075 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.808 | 
     | u1/hvlen_reg_30/E    |   ^   | u1/n307            | DFEC1   |  0.044 |  61.166 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.314 | 
     | u1/hvlen_reg_30/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.314 | 
     +------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin u1/hvlen_reg_28/C 
Endpoint:   u1/hvlen_reg_28/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.166
= Slack Time                  -42.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.314 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.307 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.442 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.440 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.990 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.970 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.851 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.837 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.341 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.341 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.033 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.036 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.687 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.688 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.076 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.076 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.809 | 
     | u1/hvlen_reg_28/E    |   ^   | u1/n307            | DFEC1   |  0.043 |  61.166 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.313 | 
     | u1/hvlen_reg_28/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.313 | 
     +------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin u1/hvlen_reg_31/C 
Endpoint:   u1/hvlen_reg_31/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.165
= Slack Time                  -42.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.312 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.306 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.441 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.438 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.989 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.969 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.850 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.836 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.340 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.340 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.034 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.037 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.688 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.689 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.077 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.077 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.810 | 
     | u1/hvlen_reg_31/E    |   ^   | u1/n307            | DFEC1   |  0.042 |  61.165 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.312 | 
     | u1/hvlen_reg_31/C |   ^   | CLK_I | DFEC1 | 0.000 |   0.000 |   42.312 | 
     +------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin u1/hvlen_reg_23/C 
Endpoint:   u1/hvlen_reg_23/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.163
= Slack Time                  -42.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.311 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.304 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.439 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.437 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.988 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.967 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.848 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.834 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.338 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.338 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.036 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.039 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.690 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.691 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.079 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.079 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.812 | 
     | u1/hvlen_reg_23/E    |   ^   | u1/n307            | DFEC3   |  0.040 |  61.163 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.311 | 
     | u1/hvlen_reg_23/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.311 | 
     +------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin u1/hvlen_reg_17/C 
Endpoint:   u1/hvlen_reg_17/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.161
= Slack Time                  -42.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.309 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.302 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.437 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.435 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.985 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.965 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.846 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.832 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.336 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.336 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.038 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.041 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.692 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.693 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.081 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.081 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.814 | 
     | u1/hvlen_reg_17/E    |   ^   | u1/n307            | DFEC3   |  0.038 |  61.161 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.309 | 
     | u1/hvlen_reg_17/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.309 | 
     +------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin u1/hvlen_reg_21/C 
Endpoint:   u1/hvlen_reg_21/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.160
= Slack Time                  -42.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.308 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.301 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.437 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.434 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.985 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.964 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.846 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.832 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.335 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.335 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.038 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.042 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.692 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.694 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.082 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.082 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.815 | 
     | u1/hvlen_reg_21/E    |   ^   | u1/n307            | DFEC3   |  0.037 |  61.160 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.308 | 
     | u1/hvlen_reg_21/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.308 | 
     +------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin u1/hvlen_reg_22/C 
Endpoint:   u1/hvlen_reg_22/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.160
= Slack Time                  -42.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.308 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.301 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.437 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.434 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.985 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.964 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.846 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.832 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.335 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.335 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.038 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.042 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.692 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.694 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.082 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.082 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.815 | 
     | u1/hvlen_reg_22/E    |   ^   | u1/n307            | DFEC3   |  0.037 |  61.160 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.308 | 
     | u1/hvlen_reg_22/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.308 | 
     +------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin u1/hvlen_reg_20/C 
Endpoint:   u1/hvlen_reg_20/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.160
= Slack Time                  -42.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.308 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.301 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.436 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.434 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.985 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.964 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.845 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.831 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.335 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.335 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.039 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.042 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.693 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.694 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.082 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.082 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.815 | 
     | u1/hvlen_reg_20/E    |   ^   | u1/n307            | DFEC3   |  0.037 |  61.160 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.308 | 
     | u1/hvlen_reg_20/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.308 | 
     +------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin u1/hvlen_reg_19/C 
Endpoint:   u1/hvlen_reg_19/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.160
= Slack Time                  -42.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.308 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.301 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.436 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.434 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.985 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.964 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.845 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.831 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.335 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.335 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.039 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.042 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.693 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.694 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.082 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.082 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.815 | 
     | u1/hvlen_reg_19/E    |   ^   | u1/n307            | DFEC3   |  0.037 |  61.160 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.308 | 
     | u1/hvlen_reg_19/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.308 | 
     +------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin u1/hvlen_reg_18/C 
Endpoint:   u1/hvlen_reg_18/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.160
= Slack Time                  -42.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.307 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.301 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.436 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.433 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.984 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.964 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.845 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.831 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.335 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.335 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.039 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.042 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.693 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.694 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.082 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.082 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.815 | 
     | u1/hvlen_reg_18/E    |   ^   | u1/n307            | DFEC3   |  0.037 |  61.160 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.307 | 
     | u1/hvlen_reg_18/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.307 | 
     +------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin u1/hvlen_reg_16/C 
Endpoint:   u1/hvlen_reg_16/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.159
= Slack Time                  -42.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.307 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.300 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.435 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.433 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.984 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.963 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.844 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.830 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.334 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.334 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.040 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.043 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.694 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.695 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.083 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.083 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.816 | 
     | u1/hvlen_reg_16/E    |   ^   | u1/n307            | DFEC3   |  0.036 |  61.159 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.307 | 
     | u1/hvlen_reg_16/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.307 | 
     +------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin u1/hvlen_reg_15/C 
Endpoint:   u1/hvlen_reg_15/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.143
= Slack Time                  -42.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.290 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.284 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.419 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.416 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.967 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.947 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.828 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.814 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.318 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.318 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.056 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.059 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.710 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.711 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.099 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.099 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.832 | 
     | u1/hvlen_reg_15/E    |   ^   | u1/n307            | DFEC3   |  0.020 |  61.143 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.290 | 
     | u1/hvlen_reg_15/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.290 | 
     +------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin u1/hvlen_reg_14/C 
Endpoint:   u1/hvlen_reg_14/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.136
= Slack Time                  -42.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.284 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.277 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.413 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.410 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.961 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.940 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.822 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.807 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.311 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.311 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.062 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.066 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.716 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.718 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.106 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.106 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.839 | 
     | u1/hvlen_reg_14/E    |   ^   | u1/n307            | DFEC3   |  0.013 |  61.136 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.284 | 
     | u1/hvlen_reg_14/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.284 | 
     +------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin u1/hvlen_reg_0/C 
Endpoint:   u1/hvlen_reg_0/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.134
= Slack Time                  -42.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.281 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.275 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.410 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.408 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.958 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.938 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.819 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.805 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.309 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.309 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.065 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.068 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.719 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.720 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.108 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.108 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.841 | 
     | u1/hvlen_reg_0/E     |   ^   | u1/n307            | DFEC3   |  0.011 |  61.134 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.281 | 
     | u1/hvlen_reg_0/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.281 | 
     +-----------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin u1/hvlen_reg_1/C 
Endpoint:   u1/hvlen_reg_1/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.133
= Slack Time                  -42.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.281 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.275 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.410 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.407 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.958 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.938 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.819 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.805 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.309 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.309 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.065 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.068 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.719 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.720 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.108 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.108 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.841 | 
     | u1/hvlen_reg_1/E     |   ^   | u1/n307            | DFEC3   |  0.011 |  61.133 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.281 | 
     | u1/hvlen_reg_1/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.281 | 
     +-----------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin u1/hvlen_reg_8/C 
Endpoint:   u1/hvlen_reg_8/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.132
= Slack Time                  -42.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.280 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.274 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.409 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.406 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.957 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.937 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.818 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.804 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.308 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.307 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.066 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.070 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.720 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.721 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.109 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.109 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.842 | 
     | u1/hvlen_reg_8/E     |   ^   | u1/n307            | DFEC3   |  0.010 |  61.132 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.280 | 
     | u1/hvlen_reg_8/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.280 | 
     +-----------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin u1/hvlen_reg_7/C 
Endpoint:   u1/hvlen_reg_7/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.132
= Slack Time                  -42.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.280 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.274 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.409 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.406 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.957 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.937 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.818 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.804 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.307 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.307 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.066 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.070 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.720 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.721 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.110 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.110 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.843 | 
     | u1/hvlen_reg_7/E     |   ^   | u1/n307            | DFEC3   |  0.010 |  61.132 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.280 | 
     | u1/hvlen_reg_7/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.280 | 
     +-----------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin u1/hvlen_reg_13/C 
Endpoint:   u1/hvlen_reg_13/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.132
= Slack Time                  -42.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.280 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.274 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.409 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.406 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.957 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.937 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.818 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.804 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.307 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.307 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.066 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.070 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.720 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.721 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.110 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.110 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.843 | 
     | u1/hvlen_reg_13/E    |   ^   | u1/n307            | DFEC3   |  0.010 |  61.132 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.280 | 
     | u1/hvlen_reg_13/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.280 | 
     +------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin u1/hvlen_reg_5/C 
Endpoint:   u1/hvlen_reg_5/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.132
= Slack Time                  -42.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.280 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.273 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.409 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.406 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.957 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.936 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.818 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.804 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.307 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.307 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.066 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.070 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.720 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.722 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.110 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.110 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.843 | 
     | u1/hvlen_reg_5/E     |   ^   | u1/n307            | DFEC3   |  0.009 |  61.132 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.280 | 
     | u1/hvlen_reg_5/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.280 | 
     +-----------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin u1/hvlen_reg_9/C 
Endpoint:   u1/hvlen_reg_9/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.132
= Slack Time                  -42.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.280 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.273 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.408 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.406 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.957 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.936 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.817 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.803 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.307 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.307 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.067 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.070 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.721 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.722 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.110 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.110 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.843 | 
     | u1/hvlen_reg_9/E     |   ^   | u1/n307            | DFEC3   |  0.009 |  61.132 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.280 | 
     | u1/hvlen_reg_9/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.280 | 
     +-----------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin u1/hvlen_reg_4/C 
Endpoint:   u1/hvlen_reg_4/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.130
= Slack Time                  -42.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.278 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.271 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.406 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.404 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.954 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.934 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.815 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.801 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.305 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.305 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.069 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.072 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.723 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.724 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.112 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.112 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.845 | 
     | u1/hvlen_reg_4/E     |   ^   | u1/n307            | DFEC3   |  0.007 |  61.130 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.278 | 
     | u1/hvlen_reg_4/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.278 | 
     +-----------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin u1/hvlen_reg_3/C 
Endpoint:   u1/hvlen_reg_3/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.129
= Slack Time                  -42.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.277 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.270 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.406 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.403 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.954 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.933 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.815 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.801 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.304 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.304 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.069 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.073 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.723 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.725 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.113 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.113 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.846 | 
     | u1/hvlen_reg_3/E     |   ^   | u1/n307            | DFEC3   |  0.007 |  61.129 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.277 | 
     | u1/hvlen_reg_3/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.277 | 
     +-----------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin u1/hvlen_reg_12/C 
Endpoint:   u1/hvlen_reg_12/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]          (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.128
= Slack Time                  -42.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.276 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.269 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.404 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.402 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.953 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.932 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.813 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.799 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.303 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.303 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.071 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.074 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.725 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.726 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.114 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.114 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.847 | 
     | u1/hvlen_reg_12/E    |   ^   | u1/n307            | DFEC3   |  0.005 |  61.128 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                   |       |       |       |       |  Time   |   Time   | 
     |-------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I             |   ^   | CLK_I |       |       |   0.000 |   42.276 | 
     | u1/hvlen_reg_12/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.276 | 
     +------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin u1/hvlen_reg_6/C 
Endpoint:   u1/hvlen_reg_6/E (^) checked with  leading edge of 'my_clock'
Beginpoint: SEL_I[3]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_setup
Other End Arrival Time          0.000
- Setup                         1.148
+ Phase Shift                  20.000
+ CPPR Adjustment               0.000
= Required Time                18.852
- Arrival Time                 61.127
= Slack Time                  -42.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |  Cell   |  Delay | Arrival | Required | 
     |                      |       |                    |         |        |  Time   |   Time   | 
     |----------------------+-------+--------------------+---------+--------+---------+----------| 
     | SEL_I[3]             |   ^   | SEL_I_3            |         |        |   0.000 |  -42.275 | 
     | u1/U91/A             |   ^   | SEL_I_3            | NAND42  |  0.007 |   0.006 |  -42.269 | 
     | u1/U91/Q             |   v   | u1/n119            | NAND42  |  0.865 |   0.871 |  -41.404 | 
     | u1/FE_OFC1826_n119/A |   v   | u1/n119            | CLKIN3  |  0.003 |   0.874 |  -41.401 | 
     | u1/FE_OFC1826_n119/Q |   ^   | u1/FE_OFN1826_n119 | CLKIN3  |  2.449 |   3.323 |  -38.952 | 
     | u1/FE_OFC1827_n119/A |   ^   | u1/FE_OFN1826_n119 | CLKIN12 |  0.020 |   3.343 |  -38.932 | 
     | u1/FE_OFC1827_n119/Q |   v   | u1/FE_OFN1827_n119 | CLKIN12 |  2.119 |   5.462 |  -36.813 | 
     | u1/U31/B             |   v   | u1/FE_OFN1827_n119 | NOR31   |  0.014 |   5.476 |  -36.799 | 
     | u1/U31/Q             |   ^   | ACK_O              | NOR31   | 32.496 |  37.973 |   -4.303 | 
     | u1/U97/B             |   ^   | ACK_O              | NAND24  |  0.000 |  37.973 |   -4.303 | 
     | u1/U97/Q             |   v   | u1/n109            | NAND24  | 15.374 |  53.346 |   11.071 | 
     | u1/U30/A             |   v   | u1/n109            | INV3    |  0.003 |  53.350 |   11.074 | 
     | u1/U30/Q             |   ^   | u1/n319            | INV3    |  4.651 |  58.000 |   15.725 | 
     | u1/U266/A            |   ^   | u1/n319            | AOI212  |  0.001 |  58.001 |   15.726 | 
     | u1/U266/Q            |   v   | u1/n97             | AOI212  |  1.388 |  59.390 |   17.114 | 
     | u1/U265/A            |   v   | u1/n97             | CLKIN12 |  0.000 |  59.390 |   17.114 | 
     | u1/U265/Q            |   ^   | u1/n307            | CLKIN12 |  1.733 |  61.123 |   18.847 | 
     | u1/hvlen_reg_6/E     |   ^   | u1/n307            | DFEC3   |  0.005 |  61.127 |   18.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                  |       |       |       |       |  Time   |   Time   | 
     |------------------+-------+-------+-------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I |       |       |   0.000 |   42.275 | 
     | u1/hvlen_reg_6/C |   ^   | CLK_I | DFEC3 | 0.000 |   0.000 |   42.275 | 
     +-----------------------------------------------------------------------+ 

