# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AXI2TCM_sim_VHDL.srcs/sources_1/imports/hdl/AXI2TCM_v1_0_M00_AXI.vhd" \
"../../../../AXI2TCM_sim_VHDL.srcs/sources_1/imports/hdl/AXI2TCM_v1_0.vhd" \
"../../../../AXI2TCM_sim_VHDL.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../AXI2TCM_sim_VHDL.ip_user_files/bd/design_1/ip/design_1_AXI2TCM_v1_0_0_0/sim/design_1_AXI2TCM_v1_0_0_0.vhd" \
"../../../../AXI2TCM_sim_VHDL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
