// Seed: 2980313367
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input id_4,
    output id_5,
    output logic id_6,
    input id_7
    , id_8
);
  logic id_9;
  assign id_5 = 1;
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    output id_2,
    output logic id_3
);
  type_11(
      1, 1'b0 == id_4
  );
  assign id_0 = 1;
  logic id_8;
endmodule
