/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_0z[2] ? celloutsig_1_2z[3] : celloutsig_1_3z[10]);
  assign celloutsig_0_7z = ~((celloutsig_0_2z | celloutsig_0_6z) & celloutsig_0_1z);
  assign celloutsig_0_17z = ~((celloutsig_0_2z | celloutsig_0_8z[5]) & celloutsig_0_3z);
  assign celloutsig_0_11z = celloutsig_0_5z | ~(celloutsig_0_3z);
  assign celloutsig_0_0z = in_data[13:9] + in_data[13:9];
  assign celloutsig_1_9z = in_data[189:187] + in_data[125:123];
  assign celloutsig_1_17z = { celloutsig_1_9z[1:0], celloutsig_1_16z, celloutsig_1_11z } + { celloutsig_1_5z[10:8], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_8z = { in_data[44:41], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z } + { celloutsig_0_0z[3:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_8z[3], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z } + celloutsig_0_12z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_0z[4:1];
  reg [4:0] _11_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 5'h00;
    else _11_ <= { in_data[154:153], celloutsig_1_0z };
  assign celloutsig_1_3z[4:0] = _11_;
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z } / { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_6z, in_data[0] };
  assign celloutsig_0_6z = { in_data[65:43], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } > in_data[66:40];
  assign celloutsig_0_19z = { celloutsig_0_16z[1], _00_ } > { celloutsig_0_18z[5:2], celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_7z, celloutsig_0_17z, _00_, celloutsig_0_17z } > { celloutsig_0_20z[7:3], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[24:23], celloutsig_0_1z } > celloutsig_0_0z[2:0];
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z } && { celloutsig_0_0z[3:0], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_8z[6:5], celloutsig_1_12z } && celloutsig_1_3z[5:1];
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z } && { celloutsig_0_0z[1], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_8z[6:2] && { celloutsig_0_8z[10:8], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] && celloutsig_0_0z[4:2];
  assign celloutsig_1_11z = { in_data[121:119], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_9z } % { 1'h1, in_data[145:138], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_8z[7] ? { celloutsig_1_6z[3:2], celloutsig_1_7z } : in_data[155:153];
  assign celloutsig_1_0z = in_data[152] ? in_data[104:102] : in_data[158:156];
  assign celloutsig_1_3z[18:5] = celloutsig_1_2z[2] ? in_data[140:127] : { in_data[135:125], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z[5] ? { celloutsig_1_2z[3:1], celloutsig_1_4z } : celloutsig_1_5z[8:5];
  assign celloutsig_1_8z[12:3] = celloutsig_1_3z[3] ? in_data[147:138] : { celloutsig_1_3z[0], celloutsig_1_6z, celloutsig_1_3z[4], 1'h0, celloutsig_1_3z[2:0] };
  assign celloutsig_0_20z = - { celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_18z };
  assign celloutsig_0_22z = - celloutsig_0_16z[5:3];
  assign celloutsig_1_5z = - { in_data[119:112], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = | { in_data[82:78], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_19z = | celloutsig_1_5z[12:1];
  assign celloutsig_0_5z = | { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_7z = | { celloutsig_1_2z[5], celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_17z[4:1] >> celloutsig_1_11z[4:1];
  assign celloutsig_0_18z = { celloutsig_0_16z[3:0], _00_ } >>> { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_1_2z = in_data[169:164] >>> { in_data[175], celloutsig_1_3z[4:0] };
  assign celloutsig_1_8z[2:0] = celloutsig_1_0z;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
