Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 21 18:10:40 2019
| Host         : DESKTOP-4MBK26K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Dis/clk2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_cm/correcto_reg/L7/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_cm/noerror_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Inst_ss/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Inst_ss/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 178 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.491        0.000                      0                  181        0.103        0.000                      0                  181        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.491        0.000                      0                  181        0.103        0.000                      0                  181        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.076ns (21.430%)  route 3.945ns (78.570%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.725     5.328    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_Rt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inst_Rt/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.646    Inst_Rt/counter__0[15]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.770 f  Inst_Rt/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     7.077    Inst_Rt/counter[0]_i_9_n_1
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  Inst_Rt/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.509    Inst_Rt/counter[0]_i_7_n_1
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.633 f  Inst_Rt/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     8.192    Inst_Rt/counter[0]_i_3_n_1
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     8.316 f  Inst_Rt/counter[0]_i_2/O
                         net (fo=3, routed)           0.875     9.192    Inst_Rt/counter[0]_i_2_n_1
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     9.316 r  Inst_Rt/counter[31]_i_1/O
                         net (fo=31, routed)          1.033    10.349    Inst_Rt/clk2_0
    SLICE_X3Y99          FDRE                                         r  Inst_Rt/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.606    15.029    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_Rt/counter_reg[25]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.429    14.839    Inst_Rt/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.076ns (21.430%)  route 3.945ns (78.570%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.725     5.328    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_Rt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inst_Rt/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.646    Inst_Rt/counter__0[15]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.770 f  Inst_Rt/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     7.077    Inst_Rt/counter[0]_i_9_n_1
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  Inst_Rt/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.509    Inst_Rt/counter[0]_i_7_n_1
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.633 f  Inst_Rt/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     8.192    Inst_Rt/counter[0]_i_3_n_1
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     8.316 f  Inst_Rt/counter[0]_i_2/O
                         net (fo=3, routed)           0.875     9.192    Inst_Rt/counter[0]_i_2_n_1
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     9.316 r  Inst_Rt/counter[31]_i_1/O
                         net (fo=31, routed)          1.033    10.349    Inst_Rt/clk2_0
    SLICE_X3Y99          FDRE                                         r  Inst_Rt/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.606    15.029    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_Rt/counter_reg[26]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.429    14.839    Inst_Rt/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.076ns (21.430%)  route 3.945ns (78.570%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.725     5.328    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_Rt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inst_Rt/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.646    Inst_Rt/counter__0[15]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.770 f  Inst_Rt/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     7.077    Inst_Rt/counter[0]_i_9_n_1
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  Inst_Rt/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.509    Inst_Rt/counter[0]_i_7_n_1
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.633 f  Inst_Rt/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     8.192    Inst_Rt/counter[0]_i_3_n_1
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     8.316 f  Inst_Rt/counter[0]_i_2/O
                         net (fo=3, routed)           0.875     9.192    Inst_Rt/counter[0]_i_2_n_1
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     9.316 r  Inst_Rt/counter[31]_i_1/O
                         net (fo=31, routed)          1.033    10.349    Inst_Rt/clk2_0
    SLICE_X3Y99          FDRE                                         r  Inst_Rt/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.606    15.029    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_Rt/counter_reg[27]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.429    14.839    Inst_Rt/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.076ns (21.430%)  route 3.945ns (78.570%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.725     5.328    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_Rt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inst_Rt/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.646    Inst_Rt/counter__0[15]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.770 f  Inst_Rt/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     7.077    Inst_Rt/counter[0]_i_9_n_1
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  Inst_Rt/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.509    Inst_Rt/counter[0]_i_7_n_1
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.633 f  Inst_Rt/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     8.192    Inst_Rt/counter[0]_i_3_n_1
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     8.316 f  Inst_Rt/counter[0]_i_2/O
                         net (fo=3, routed)           0.875     9.192    Inst_Rt/counter[0]_i_2_n_1
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     9.316 r  Inst_Rt/counter[31]_i_1/O
                         net (fo=31, routed)          1.033    10.349    Inst_Rt/clk2_0
    SLICE_X3Y99          FDRE                                         r  Inst_Rt/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.606    15.029    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_Rt/counter_reg[28]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.429    14.839    Inst_Rt/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 Inst_Dis/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.076ns (22.255%)  route 3.759ns (77.744%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.236    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  Inst_Dis/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Inst_Dis/count_reg[15]/Q
                         net (fo=2, routed)           0.862     6.554    Inst_Dis/count[15]
    SLICE_X50Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  Inst_Dis/count[0]_i_9/O
                         net (fo=1, routed)           0.307     6.985    Inst_Dis/count[0]_i_9_n_1
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  Inst_Dis/count[0]_i_7/O
                         net (fo=1, routed)           0.304     7.414    Inst_Dis/count[0]_i_7_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.538 f  Inst_Dis/count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.183    Inst_Dis/count[0]_i_3_n_1
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  Inst_Dis/count[0]_i_2/O
                         net (fo=3, routed)           0.662     8.969    Inst_Dis/count[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.093 r  Inst_Dis/count[31]_i_1/O
                         net (fo=31, routed)          0.977    10.070    Inst_Dis/clk2
    SLICE_X51Y102        FDRE                                         r  Inst_Dis/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.496    14.918    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  Inst_Dis/count_reg[29]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y102        FDRE (Setup_fdre_C_R)       -0.429    14.634    Inst_Dis/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 Inst_Dis/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.076ns (22.255%)  route 3.759ns (77.744%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.236    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  Inst_Dis/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Inst_Dis/count_reg[15]/Q
                         net (fo=2, routed)           0.862     6.554    Inst_Dis/count[15]
    SLICE_X50Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  Inst_Dis/count[0]_i_9/O
                         net (fo=1, routed)           0.307     6.985    Inst_Dis/count[0]_i_9_n_1
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  Inst_Dis/count[0]_i_7/O
                         net (fo=1, routed)           0.304     7.414    Inst_Dis/count[0]_i_7_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.538 f  Inst_Dis/count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.183    Inst_Dis/count[0]_i_3_n_1
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  Inst_Dis/count[0]_i_2/O
                         net (fo=3, routed)           0.662     8.969    Inst_Dis/count[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.093 r  Inst_Dis/count[31]_i_1/O
                         net (fo=31, routed)          0.977    10.070    Inst_Dis/clk2
    SLICE_X51Y102        FDRE                                         r  Inst_Dis/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.496    14.918    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  Inst_Dis/count_reg[30]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y102        FDRE (Setup_fdre_C_R)       -0.429    14.634    Inst_Dis/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 Inst_Dis/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.076ns (22.255%)  route 3.759ns (77.744%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.236    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  Inst_Dis/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Inst_Dis/count_reg[15]/Q
                         net (fo=2, routed)           0.862     6.554    Inst_Dis/count[15]
    SLICE_X50Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.678 f  Inst_Dis/count[0]_i_9/O
                         net (fo=1, routed)           0.307     6.985    Inst_Dis/count[0]_i_9_n_1
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  Inst_Dis/count[0]_i_7/O
                         net (fo=1, routed)           0.304     7.414    Inst_Dis/count[0]_i_7_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.538 f  Inst_Dis/count[0]_i_3/O
                         net (fo=1, routed)           0.646     8.183    Inst_Dis/count[0]_i_3_n_1
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  Inst_Dis/count[0]_i_2/O
                         net (fo=3, routed)           0.662     8.969    Inst_Dis/count[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.093 r  Inst_Dis/count[31]_i_1/O
                         net (fo=31, routed)          0.977    10.070    Inst_Dis/clk2
    SLICE_X51Y102        FDRE                                         r  Inst_Dis/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.496    14.918    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  Inst_Dis/count_reg[31]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y102        FDRE (Setup_fdre_C_R)       -0.429    14.634    Inst_Dis/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 1.076ns (22.661%)  route 3.672ns (77.339%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.725     5.328    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_Rt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inst_Rt/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.646    Inst_Rt/counter__0[15]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.770 f  Inst_Rt/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     7.077    Inst_Rt/counter[0]_i_9_n_1
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  Inst_Rt/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.509    Inst_Rt/counter[0]_i_7_n_1
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.633 f  Inst_Rt/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     8.192    Inst_Rt/counter[0]_i_3_n_1
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     8.316 f  Inst_Rt/counter[0]_i_2/O
                         net (fo=3, routed)           0.875     9.192    Inst_Rt/counter[0]_i_2_n_1
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     9.316 r  Inst_Rt/counter[31]_i_1/O
                         net (fo=31, routed)          0.760    10.076    Inst_Rt/clk2_0
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.590    15.012    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[29]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429    14.728    Inst_Rt/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 1.076ns (22.661%)  route 3.672ns (77.339%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.725     5.328    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_Rt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inst_Rt/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.646    Inst_Rt/counter__0[15]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.770 f  Inst_Rt/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     7.077    Inst_Rt/counter[0]_i_9_n_1
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  Inst_Rt/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.509    Inst_Rt/counter[0]_i_7_n_1
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.633 f  Inst_Rt/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     8.192    Inst_Rt/counter[0]_i_3_n_1
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     8.316 f  Inst_Rt/counter[0]_i_2/O
                         net (fo=3, routed)           0.875     9.192    Inst_Rt/counter[0]_i_2_n_1
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     9.316 r  Inst_Rt/counter[31]_i_1/O
                         net (fo=31, routed)          0.760    10.076    Inst_Rt/clk2_0
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.590    15.012    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[30]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429    14.728    Inst_Rt/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 1.076ns (22.661%)  route 3.672ns (77.339%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.725     5.328    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_Rt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inst_Rt/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.646    Inst_Rt/counter__0[15]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.770 f  Inst_Rt/counter[0]_i_9/O
                         net (fo=1, routed)           0.307     7.077    Inst_Rt/counter[0]_i_9_n_1
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  Inst_Rt/counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.509    Inst_Rt/counter[0]_i_7_n_1
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.633 f  Inst_Rt/counter[0]_i_3/O
                         net (fo=1, routed)           0.560     8.192    Inst_Rt/counter[0]_i_3_n_1
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     8.316 f  Inst_Rt/counter[0]_i_2/O
                         net (fo=3, routed)           0.875     9.192    Inst_Rt/counter[0]_i_2_n_1
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.124     9.316 r  Inst_Rt/counter[31]_i_1/O
                         net (fo=31, routed)          0.760    10.076    Inst_Rt/clk2_0
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.590    15.012    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[31]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429    14.728    Inst_Rt/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Inst_Rt/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.605     1.524    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_Rt/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Inst_Rt/counter_reg[28]/Q
                         net (fo=2, routed)           0.119     1.785    Inst_Rt/counter__0[28]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  Inst_Rt/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.945    Inst_Rt/counter0_carry__5_n_1
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  Inst_Rt/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.999    Inst_Rt/counter0_carry__6_n_8
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.872     2.037    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[29]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Inst_Rt/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  Inst_Dis/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.961    Inst_Dis/count0_carry__4_n_8
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_Rt/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.605     1.524    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_Rt/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Inst_Rt/counter_reg[28]/Q
                         net (fo=2, routed)           0.119     1.785    Inst_Rt/counter__0[28]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  Inst_Rt/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.945    Inst_Rt/counter0_carry__5_n_1
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  Inst_Rt/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.010    Inst_Rt/counter0_carry__6_n_6
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.872     2.037    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[31]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Inst_Rt/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  Inst_Dis/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.972    Inst_Dis/count0_carry__4_n_6
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_Rt/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.605     1.524    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_Rt/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Inst_Rt/counter_reg[28]/Q
                         net (fo=2, routed)           0.119     1.785    Inst_Rt/counter__0[28]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  Inst_Rt/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.945    Inst_Rt/counter0_carry__5_n_1
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  Inst_Rt/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.035    Inst_Rt/counter0_carry__6_n_7
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.872     2.037    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Inst_Rt/counter_reg[30]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Inst_Rt/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  Inst_Dis/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.997    Inst_Dis/count0_carry__4_n_7
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  Inst_Dis/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.997    Inst_Dis/count0_carry__4_n_5
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  Inst_Dis/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    Inst_Dis/count0_carry__4_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  Inst_Dis/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.000    Inst_Dis/count0_carry__5_n_8
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  Inst_Dis/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    Inst_Dis/count0_carry__4_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  Inst_Dis/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.011    Inst_Dis/count0_carry__5_n_6
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[27]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  Inst_Dis/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    Inst_Dis/count0_carry__4_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  Inst_Dis/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.036    Inst_Dis/count0_carry__5_n_7
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[26]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22    Inst_mult/ss5_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22    Inst_mult/ss5_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23    Inst_mult/ss7_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23    Inst_mult/ss7_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24    Inst_mult/ss1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24    Inst_mult/ss1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25    Inst_mult/ss3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25    Inst_mult/ss3_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96    Inst_Dis/clk2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y57     Inst_sh/s6_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y57     Inst_sh/s8_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y94     Inst_Rt/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y94     Inst_Rt/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y95     Inst_Rt/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y93     Inst_Rt/end_of_returns_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y65     Inst_cm/Counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y65     Inst_cm/Counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y65     Inst_cm/Counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y65     Inst_cm/Counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y65     Inst_cm/Counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y65     Inst_cm/Counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y65     Inst_cm/Counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y65     Inst_cm/Counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y65     Inst_cm/Counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y65     Inst_cm/Counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y66     Inst_cm/Counter_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y65     Inst_cm/Counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y66     Inst_cm/Counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y66     Inst_cm/Counter_reg[24]/C



