{
  "design": {
    "design_info": {
      "boundary_crc": "0xDBF9E2241F093FB7",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze",
      "name": "MicroBlaze",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2"
    },
    "design_tree": {
      "BlockRam_0": "",
      "CC_0": "",
      "BRAMMUX_0": "",
      "waveParser_0": "",
      "AddressFixer_0": "",
      "axi_gpio_0": "",
      "axi_gpio_1": "",
      "processing_system7_0": "",
      "proc_sys_reset_0": "",
      "axi_smc": "",
      "SineWaveGen_0": "",
      "clk_wiz_0": "",
      "SPI_ADC_Master_0": "",
      "Serializer_0": "",
      "SPI_ADC_Master_1": "",
      "Serializer_1": "",
      "SPI_ADC_Master_2": "",
      "Serializer_2": "",
      "clk1Mhz_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "MaximumFinder_0": "",
      "SineWaveGen_1": "",
      "xlslice_0": "",
      "xlslice_1": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "led_green": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "led_red": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "BlockRam_0": {
        "vlnv": "xilinx.com:module_ref:BlockRam:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_BlockRam_0_0",
        "xci_path": "ip\\MicroBlaze_BlockRam_0_0\\MicroBlaze_BlockRam_0_0.xci",
        "inst_hier_path": "BlockRam_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BlockRam",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "clk1Mhz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_clk_vip_0_0_clk_out",
                "value_src": "default_prop"
              }
            }
          },
          "inWave1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "inWave2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "inWave3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "wave0Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave00Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave01Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave2Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave02Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave3Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave03Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave00": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave01": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef2": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave2": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave02": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef3": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave3": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave03": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef0AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave0AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave00AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave01AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave2AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave02AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave3AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave03AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          }
        }
      },
      "CC_0": {
        "vlnv": "xilinx.com:module_ref:CC:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_CC_0_0",
        "xci_path": "ip\\MicroBlaze_CC_0_0\\MicroBlaze_CC_0_0.xci",
        "inst_hier_path": "CC_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "clk1Mhz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_clk_vip_0_0_clk_out",
                "value_src": "default_prop"
              }
            }
          },
          "waveRef0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave00": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave01": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave02": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave03": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave0Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave00Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave1Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave01Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave2Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave02Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave3Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave03Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "xcorr": {
            "direction": "O",
            "left": "35",
            "right": "0"
          },
          "xcorr1": {
            "direction": "O",
            "left": "35",
            "right": "0"
          },
          "clkcorr": {
            "direction": "O"
          },
          "count": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "BRAMMUX_0": {
        "vlnv": "xilinx.com:module_ref:BRAMMUX:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_BRAMMUX_0_0",
        "xci_path": "ip\\MicroBlaze_BRAMMUX_0_0\\MicroBlaze_BRAMMUX_0_0.xci",
        "inst_hier_path": "BRAMMUX_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BRAMMUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "waveRef0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "Ref0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "Ref1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "Ref2": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "Ref3": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "Ref0Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Ref1Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Ref2Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Ref3Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "waveParser_0": {
        "vlnv": "xilinx.com:module_ref:waveParser:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_waveParser_0_0",
        "xci_path": "ip\\MicroBlaze_waveParser_0_0\\MicroBlaze_waveParser_0_0.xci",
        "inst_hier_path": "waveParser_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "waveParser",
          "boundary_crc": "0x0"
        },
        "ports": {
          "waveRef": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "bufferRef": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "buffer": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "buffer1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave0Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave00Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave1Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave01Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave2Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave02Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave3Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave03Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "clk1Mhz": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetsignal": {
            "direction": "O"
          }
        }
      },
      "AddressFixer_0": {
        "vlnv": "xilinx.com:module_ref:AddressFixer:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_AddressFixer_0_0",
        "xci_path": "ip\\MicroBlaze_AddressFixer_0_0\\MicroBlaze_AddressFixer_0_0.xci",
        "inst_hier_path": "AddressFixer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AddressFixer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "counter": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "35",
        "xci_name": "MicroBlaze_axi_gpio_0_0",
        "xci_path": "ip\\MicroBlaze_axi_gpio_0_0\\MicroBlaze_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "35",
        "xci_name": "MicroBlaze_axi_gpio_0_1",
        "xci_path": "ip\\MicroBlaze_axi_gpio_0_1\\MicroBlaze_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_1",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "6",
        "xci_name": "MicroBlaze_processing_system7_0_0",
        "xci_path": "ip\\MicroBlaze_processing_system7_0_0\\MicroBlaze_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "25.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x0FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "EMIO"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "EMIO"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "100 Mbps"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SMC": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "NAND Flash#GPIO#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND",
              "Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART 1#UART 1#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD",
              "0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "cs#gpio[1]#ale#we_b#data[2]#data[0]#data[1]#cle#re_b#data[4]#data[5]#data[6]#data[7]#data[3]#busy#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#tx#rx#gpio[26]#gpio[27]#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#gpio[48]#gpio[49]#gpio[50]#gpio[51]#gpio[52]#gpio[53]"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "15"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "15"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "30"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "5"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "25"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "30"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "15"
          },
          "PCW_NAND_GRP_D8_ENABLE": {
            "value": "0"
          },
          "PCW_NAND_NAND_IO": {
            "value": "MIO 0 2.. 14"
          },
          "PCW_NAND_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SMC_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 24 .. 25"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K128M16 JT-125"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "MicroBlaze_proc_sys_reset_0_0",
        "xci_path": "ip\\MicroBlaze_proc_sys_reset_0_0\\MicroBlaze_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "25",
        "xci_name": "MicroBlaze_axi_smc_0",
        "xci_path": "ip\\MicroBlaze_axi_smc_0\\MicroBlaze_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "SineWaveGen_0": {
        "vlnv": "xilinx.com:module_ref:SineWaveGen:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_SineWaveGen_0_0",
        "xci_path": "ip\\MicroBlaze_SineWaveGen_0_0\\MicroBlaze_SineWaveGen_0_0.xci",
        "inst_hier_path": "SineWaveGen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SineWaveGen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk1Mhz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_clk_vip_0_0_clk_out",
                "value_src": "default_prop"
              }
            }
          },
          "delay": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wave": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "MicroBlaze_clk_wiz_0_0",
        "xci_path": "ip\\MicroBlaze_clk_wiz_0_0\\MicroBlaze_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "162.321"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "16"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "62.500"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "SPI_ADC_Master_0": {
        "vlnv": "xilinx.com:module_ref:SPI_ADC_Master:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_SPI_ADC_Master_0_1",
        "xci_path": "ip\\MicroBlaze_SPI_ADC_Master_0_1\\MicroBlaze_SPI_ADC_Master_0_1.xci",
        "inst_hier_path": "SPI_ADC_Master_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SPI_ADC_Master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk16MHz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "16000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "MISO": {
            "direction": "I"
          },
          "wave": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "CS": {
            "direction": "O"
          },
          "SCLK": {
            "direction": "O"
          }
        }
      },
      "Serializer_0": {
        "vlnv": "xilinx.com:module_ref:Serializer:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_Serializer_0_0",
        "xci_path": "ip\\MicroBlaze_Serializer_0_0\\MicroBlaze_Serializer_0_0.xci",
        "inst_hier_path": "Serializer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Serializer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk16MHz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "16000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "waveIn": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "MISO": {
            "direction": "O"
          }
        }
      },
      "SPI_ADC_Master_1": {
        "vlnv": "xilinx.com:module_ref:SPI_ADC_Master:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_SPI_ADC_Master_1_0",
        "xci_path": "ip\\MicroBlaze_SPI_ADC_Master_1_0\\MicroBlaze_SPI_ADC_Master_1_0.xci",
        "inst_hier_path": "SPI_ADC_Master_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SPI_ADC_Master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk16MHz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "16000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "MISO": {
            "direction": "I"
          },
          "wave": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "CS": {
            "direction": "O"
          },
          "SCLK": {
            "direction": "O"
          }
        }
      },
      "Serializer_1": {
        "vlnv": "xilinx.com:module_ref:Serializer:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_Serializer_1_0",
        "xci_path": "ip\\MicroBlaze_Serializer_1_0\\MicroBlaze_Serializer_1_0.xci",
        "inst_hier_path": "Serializer_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Serializer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk16MHz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "16000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "waveIn": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "MISO": {
            "direction": "O"
          }
        }
      },
      "SPI_ADC_Master_2": {
        "vlnv": "xilinx.com:module_ref:SPI_ADC_Master:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_SPI_ADC_Master_2_0",
        "xci_path": "ip\\MicroBlaze_SPI_ADC_Master_2_0\\MicroBlaze_SPI_ADC_Master_2_0.xci",
        "inst_hier_path": "SPI_ADC_Master_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SPI_ADC_Master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk16MHz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "16000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "MISO": {
            "direction": "I"
          },
          "wave": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "CS": {
            "direction": "O"
          },
          "SCLK": {
            "direction": "O"
          }
        }
      },
      "Serializer_2": {
        "vlnv": "xilinx.com:module_ref:Serializer:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_Serializer_2_0",
        "xci_path": "ip\\MicroBlaze_Serializer_2_0\\MicroBlaze_Serializer_2_0.xci",
        "inst_hier_path": "Serializer_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Serializer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk16MHz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "16000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "waveIn": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "MISO": {
            "direction": "O"
          }
        }
      },
      "clk1Mhz_0": {
        "vlnv": "xilinx.com:module_ref:clk1Mhz:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_clk1Mhz_0_1",
        "xci_path": "ip\\MicroBlaze_clk1Mhz_0_1\\MicroBlaze_clk1Mhz_0_1.xci",
        "inst_hier_path": "clk1Mhz_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk1Mhz",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "clk1Mhz": {
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_clk_vip_0_0_clk_out",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "MicroBlaze_xlconstant_1_0",
        "xci_path": "ip\\MicroBlaze_xlconstant_1_0\\MicroBlaze_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "MicroBlaze_xlconstant_2_0",
        "xci_path": "ip\\MicroBlaze_xlconstant_2_0\\MicroBlaze_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "MaximumFinder_0": {
        "vlnv": "xilinx.com:module_ref:MaximumFinder:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_MaximumFinder_0_0",
        "xci_path": "ip\\MicroBlaze_MaximumFinder_0_0\\MicroBlaze_MaximumFinder_0_0.xci",
        "inst_hier_path": "MaximumFinder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MaximumFinder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "XCORR": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "XCORR1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "tmax": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "tmax1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "SineWaveGen_1": {
        "vlnv": "xilinx.com:module_ref:SineWaveGen:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_SineWaveGen_0_1",
        "xci_path": "ip\\MicroBlaze_SineWaveGen_0_1\\MicroBlaze_SineWaveGen_0_1.xci",
        "inst_hier_path": "SineWaveGen_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SineWaveGen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk1Mhz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "MicroBlaze_clk_vip_0_0_clk_out",
                "value_src": "default_prop"
              }
            }
          },
          "delay": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wave": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "MicroBlaze_xlslice_0_0",
        "xci_path": "ip\\MicroBlaze_xlslice_0_0\\MicroBlaze_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "35"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "36"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "MicroBlaze_xlslice_0_1",
        "xci_path": "ip\\MicroBlaze_xlslice_0_1\\MicroBlaze_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "35"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "36"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      }
    },
    "interface_nets": {
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axi_smc/S00_AXI"
        ]
      }
    },
    "nets": {
      "AddressFixer_0_address": {
        "ports": [
          "AddressFixer_0/address",
          "MaximumFinder_0/address"
        ]
      },
      "BRAMMUX_0_Ref0": {
        "ports": [
          "BRAMMUX_0/Ref0",
          "CC_0/waveRef0"
        ]
      },
      "BRAMMUX_0_Ref0Address": {
        "ports": [
          "BRAMMUX_0/Ref0Address",
          "BlockRam_0/waveRef0AddressB"
        ]
      },
      "BRAMMUX_0_Ref1": {
        "ports": [
          "BRAMMUX_0/Ref1",
          "CC_0/waveRef1"
        ]
      },
      "BRAMMUX_0_Ref1Address": {
        "ports": [
          "BRAMMUX_0/Ref1Address",
          "BlockRam_0/waveRef1AddressB"
        ]
      },
      "BRAMMUX_0_Ref2": {
        "ports": [
          "BRAMMUX_0/Ref2",
          "CC_0/waveRef2"
        ]
      },
      "BRAMMUX_0_Ref2Address": {
        "ports": [
          "BRAMMUX_0/Ref2Address",
          "BlockRam_0/waveRef2AddressB"
        ]
      },
      "BRAMMUX_0_Ref3": {
        "ports": [
          "BRAMMUX_0/Ref3",
          "CC_0/waveRef3"
        ]
      },
      "BRAMMUX_0_Ref3Address": {
        "ports": [
          "BRAMMUX_0/Ref3Address",
          "BlockRam_0/waveRef3AddressB"
        ]
      },
      "BlockRam_0_wave00": {
        "ports": [
          "BlockRam_0/wave00",
          "CC_0/wave00"
        ]
      },
      "BlockRam_0_wave0": {
        "ports": [
          "BlockRam_0/wave0",
          "CC_0/wave0"
        ]
      },
      "BlockRam_0_wave01": {
        "ports": [
          "BlockRam_0/wave01",
          "CC_0/wave01"
        ]
      },
      "BlockRam_0_wave1": {
        "ports": [
          "BlockRam_0/wave1",
          "CC_0/wave1"
        ]
      },
      "BlockRam_0_wave02": {
        "ports": [
          "BlockRam_0/wave02",
          "CC_0/wave02"
        ]
      },
      "BlockRam_0_wave2": {
        "ports": [
          "BlockRam_0/wave2",
          "CC_0/wave2"
        ]
      },
      "BlockRam_0_wave03": {
        "ports": [
          "BlockRam_0/wave03",
          "CC_0/wave03"
        ]
      },
      "BlockRam_0_wave3": {
        "ports": [
          "BlockRam_0/wave3",
          "CC_0/wave3"
        ]
      },
      "BlockRam_0_waveRef0": {
        "ports": [
          "BlockRam_0/waveRef0",
          "BRAMMUX_0/waveRef0"
        ]
      },
      "BlockRam_0_waveRef1": {
        "ports": [
          "BlockRam_0/waveRef1",
          "BRAMMUX_0/waveRef1"
        ]
      },
      "BlockRam_0_waveRef2": {
        "ports": [
          "BlockRam_0/waveRef2",
          "BRAMMUX_0/waveRef2"
        ]
      },
      "BlockRam_0_waveRef3": {
        "ports": [
          "BlockRam_0/waveRef3",
          "BRAMMUX_0/waveRef3"
        ]
      },
      "CC_0_count": {
        "ports": [
          "CC_0/count",
          "AddressFixer_0/counter"
        ]
      },
      "CC_0_wave00Address": {
        "ports": [
          "CC_0/wave00Address",
          "BlockRam_0/wave00AddressB"
        ]
      },
      "CC_0_wave01Address": {
        "ports": [
          "CC_0/wave01Address",
          "BlockRam_0/wave01AddressB"
        ]
      },
      "CC_0_wave02Address": {
        "ports": [
          "CC_0/wave02Address",
          "BlockRam_0/wave02AddressB"
        ]
      },
      "CC_0_wave03Address": {
        "ports": [
          "CC_0/wave03Address",
          "BlockRam_0/wave03AddressB"
        ]
      },
      "CC_0_wave0Address": {
        "ports": [
          "CC_0/wave0Address",
          "BlockRam_0/wave0AddressB"
        ]
      },
      "CC_0_wave1Address": {
        "ports": [
          "CC_0/wave1Address",
          "BlockRam_0/wave1AddressB"
        ]
      },
      "CC_0_wave2Address": {
        "ports": [
          "CC_0/wave2Address",
          "BlockRam_0/wave2AddressB"
        ]
      },
      "CC_0_wave3Address": {
        "ports": [
          "CC_0/wave3Address",
          "BlockRam_0/wave3AddressB"
        ]
      },
      "CC_0_waveRef0Address": {
        "ports": [
          "CC_0/waveRef0Address",
          "BRAMMUX_0/waveRef0Address"
        ]
      },
      "CC_0_waveRef1Address": {
        "ports": [
          "CC_0/waveRef1Address",
          "BRAMMUX_0/waveRef1Address"
        ]
      },
      "CC_0_waveRef2Address": {
        "ports": [
          "CC_0/waveRef2Address",
          "BRAMMUX_0/waveRef2Address"
        ]
      },
      "CC_0_waveRef3Address": {
        "ports": [
          "CC_0/waveRef3Address",
          "BRAMMUX_0/waveRef3Address"
        ]
      },
      "CC_0_xcorr": {
        "ports": [
          "CC_0/xcorr",
          "xlslice_0/Din"
        ]
      },
      "CC_0_xcorr1": {
        "ports": [
          "CC_0/xcorr1",
          "xlslice_1/Din"
        ]
      },
      "MaximumFinder_0_tmax": {
        "ports": [
          "MaximumFinder_0/tmax",
          "axi_gpio_0/gpio2_io_i"
        ]
      },
      "MaximumFinder_0_tmax1": {
        "ports": [
          "MaximumFinder_0/tmax1",
          "axi_gpio_1/gpio2_io_i"
        ]
      },
      "Net1": {
        "ports": [
          "clk1Mhz_0/clk1Mhz",
          "CC_0/clk1Mhz",
          "SineWaveGen_0/clk1Mhz",
          "SineWaveGen_1/clk1Mhz",
          "BlockRam_0/clk1Mhz",
          "waveParser_0/clk1Mhz"
        ]
      },
      "SPI_ADC_Master_0_wave": {
        "ports": [
          "SPI_ADC_Master_0/wave",
          "waveParser_0/waveRef"
        ]
      },
      "SPI_ADC_Master_1_wave": {
        "ports": [
          "SPI_ADC_Master_1/wave",
          "waveParser_0/wave"
        ]
      },
      "SPI_ADC_Master_2_wave": {
        "ports": [
          "SPI_ADC_Master_2/wave",
          "waveParser_0/wave1"
        ]
      },
      "Serializer_0_MISO": {
        "ports": [
          "Serializer_0/MISO",
          "SPI_ADC_Master_0/MISO"
        ]
      },
      "Serializer_1_MISO": {
        "ports": [
          "Serializer_1/MISO",
          "SPI_ADC_Master_1/MISO"
        ]
      },
      "Serializer_2_MISO": {
        "ports": [
          "Serializer_2/MISO",
          "SPI_ADC_Master_2/MISO"
        ]
      },
      "SineWaveGen_0_wave": {
        "ports": [
          "SineWaveGen_0/wave",
          "Serializer_0/waveIn",
          "Serializer_1/waveIn"
        ]
      },
      "SineWaveGen_1_wave": {
        "ports": [
          "SineWaveGen_1/wave",
          "Serializer_2/waveIn"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "SineWaveGen_0/delay"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_io_o",
          "SineWaveGen_1/delay"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "SPI_ADC_Master_0/clk16MHz",
          "SPI_ADC_Master_1/clk16MHz",
          "SPI_ADC_Master_2/clk16MHz",
          "Serializer_0/clk16MHz",
          "Serializer_1/clk16MHz",
          "Serializer_2/clk16MHz"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "axi_gpio_0/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk",
          "axi_smc/aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "clk_wiz_0/clk_in1",
          "BRAMMUX_0/clk",
          "clk1Mhz_0/clk",
          "SPI_ADC_Master_0/clk",
          "SPI_ADC_Master_1/clk",
          "SPI_ADC_Master_2/clk",
          "CC_0/clk",
          "AddressFixer_0/clk",
          "MaximumFinder_0/clk",
          "BlockRam_0/clk",
          "waveParser_0/clk"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_smc/aresetn"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "waveParser_0_buffer": {
        "ports": [
          "waveParser_0/buffer",
          "BlockRam_0/inWave2"
        ]
      },
      "waveParser_0_buffer1": {
        "ports": [
          "waveParser_0/buffer1",
          "BlockRam_0/inWave3"
        ]
      },
      "waveParser_0_bufferRef": {
        "ports": [
          "waveParser_0/bufferRef",
          "BlockRam_0/inWave1"
        ]
      },
      "waveParser_0_resetsignal": {
        "ports": [
          "waveParser_0/resetsignal",
          "CC_0/reset"
        ]
      },
      "waveParser_0_wave00Address": {
        "ports": [
          "waveParser_0/wave00Address",
          "BlockRam_0/wave00Address"
        ]
      },
      "waveParser_0_wave01Address": {
        "ports": [
          "waveParser_0/wave01Address",
          "BlockRam_0/wave01Address"
        ]
      },
      "waveParser_0_wave02Address": {
        "ports": [
          "waveParser_0/wave02Address",
          "BlockRam_0/wave02Address"
        ]
      },
      "waveParser_0_wave03Address": {
        "ports": [
          "waveParser_0/wave03Address",
          "BlockRam_0/wave03Address"
        ]
      },
      "waveParser_0_wave0Address": {
        "ports": [
          "waveParser_0/wave0Address",
          "BlockRam_0/wave0Address"
        ]
      },
      "waveParser_0_wave1Address": {
        "ports": [
          "waveParser_0/wave1Address",
          "BlockRam_0/wave1Address"
        ]
      },
      "waveParser_0_wave2Address": {
        "ports": [
          "waveParser_0/wave2Address",
          "BlockRam_0/wave2Address"
        ]
      },
      "waveParser_0_wave3Address": {
        "ports": [
          "waveParser_0/wave3Address",
          "BlockRam_0/wave3Address"
        ]
      },
      "waveParser_0_waveRef0Address": {
        "ports": [
          "waveParser_0/waveRef0Address",
          "BlockRam_0/waveRef0Address"
        ]
      },
      "waveParser_0_waveRef1Address": {
        "ports": [
          "waveParser_0/waveRef1Address",
          "BlockRam_0/waveRef1Address"
        ]
      },
      "waveParser_0_waveRef2Address": {
        "ports": [
          "waveParser_0/waveRef2Address",
          "BlockRam_0/waveRef2Address"
        ]
      },
      "waveParser_0_waveRef3Address": {
        "ports": [
          "waveParser_0/waveRef3Address",
          "BlockRam_0/waveRef3Address"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "led_green"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "led_red"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "MaximumFinder_0/XCORR"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "MaximumFinder_0/XCORR1"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}