-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101111111011100010110101101", 
    1 => "00111101100001101110101011110001", 
    2 => "10111111101000100010010010100001", 
    3 => "00111111010110111100010100101010", 
    4 => "00111110011011000001110011011001", 
    5 => "00111111000100000011111001000110", 
    6 => "01000000000010110110111010100101", 
    7 => "01000000000011110011110100100011", 
    8 => "01000000000011001110100110001101", 
    9 => "01000000000111001011100100000010", 
    10 => "00111110110101011110000101100111", 
    11 => "10111111000100100110100111000101", 
    12 => "10111111011000101101001010111101", 
    13 => "10111111011010010011101111101100", 
    14 => "10111110111100110010010010110111", 
    15 => "00111101011000101101101001101000", 
    16 => "00111111000100001101111011110100", 
    17 => "00111111010101000011111010100100", 
    18 => "00111111100001000110000000010011", 
    19 => "10111110110100100011000011010000", 
    20 => "00111111100111101010000001101110", 
    21 => "00111110101100100001011001000010", 
    22 => "10111101101101110110000101110000", 
    23 => "10111110001101000001111001011101", 
    24 => "00111101111001001111011011001001", 
    25 => "10111110000111101010001100111000", 
    26 => "00111110100110011011000010001100", 
    27 => "00111111001110010100111111000100", 
    28 => "00111111001100100110111110001010", 
    29 => "00111101101101100011000101101001", 
    30 => "10111110001010001011110010000011", 
    31 => "10111110001001101110111101110100", 
    32 => "10111110100010010101101100110101", 
    33 => "10111101011001010001010100010010", 
    34 => "10111110100110011110010100011000", 
    35 => "00111100101011100101001001010111", 
    36 => "00111101001000000110000100110101", 
    37 => "00111111010111000010111001001101", 
    38 => "00111111010010001011100110010101", 
    39 => "00111111001110101111100010001010", 
    40 => "10111110101100110101110011000011", 
    41 => "10111110011111000011000000010011", 
    42 => "00111110100010110110001010101100", 
    43 => "00111110110000001010110100001101", 
    44 => "00111110111100111111011111101001", 
    45 => "00111110100010011001110010100010", 
    46 => "10111110101011010101101111111011", 
    47 => "00111110110011111101100011101111", 
    48 => "00111110100101000010111001100011", 
    49 => "00111111011001110010001100101100", 
    50 => "10111110101110110110100111100100", 
    51 => "00111111010100000001111111001110", 
    52 => "00111110101111100001111101000010", 
    53 => "00111111001110001010011011000001", 
    54 => "00111111011001000001011110001100", 
    55 => "00111110010110111001001010101110", 
    56 => "00111101111010100001101110100101", 
    57 => "10111110111000011000111001110010", 
    58 => "00111101011010001001111100100110", 
    59 => "10111110000101111001000000100011", 
    60 => "00111111100100001001000011101011", 
    61 => "00111110110111001000010001010011", 
    62 => "00111111010111011010000001010000", 
    63 => "00111110101010010110000110100010", 
    64 => "00111110100011000011100011110001", 
    65 => "00111110101110111100000010101111", 
    66 => "00111101111101010111110111010000", 
    67 => "10111110110110011010010110101100", 
    68 => "00111100101001001100111010100001", 
    69 => "10111111101101011110010000110010", 
    70 => "00111101000010100010101100110100", 
    71 => "00111110111000000011010110101111", 
    72 => "00111101100111010001111100101001", 
    73 => "10111111000001110110001001010000", 
    74 => "10111110111000100010111111001011", 
    75 => "00111100011111000111101001100110", 
    76 => "00111110110010110100101101110001", 
    77 => "00111110011001100111001110000000", 
    78 => "00111110100011010101001001101110", 
    79 => "00111101100011010001111100100101", 
    80 => "00111000100100001110100100111110", 
    81 => "00111101110001101000111101000000", 
    82 => "00111101001010011010100011010101", 
    83 => "00111110000100101011100100111111", 
    84 => "00111101110111001011111010010101", 
    85 => "00111110001110111000100010001111", 
    86 => "10111110101011010001101001001000", 
    87 => "00111110100001011001000111011100", 
    88 => "00111110010011010011111101000000", 
    89 => "10111111110101101100001101110011", 
    90 => "00111111101010100001100100101001", 
    91 => "00111111100100101000011101101000", 
    92 => "10111110100101101100011100100100", 
    93 => "00111101100011001001001110111011", 
    94 => "10111101101010010100100101100001", 
    95 => "10111101101000110100010011000000", 
    96 => "10111101100000110100011110100101", 
    97 => "10111111000000011000000010110110", 
    98 => "00111100101101010110110011101011", 
    99 => "10111111011111001101101010001010" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

