{
 "Device" : "GW5AT-60B",
 "Files" : [
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/cz80/cz80.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/cz80/cz80_alu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/cz80/cz80_inst.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/cz80/cz80_mcode.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/cz80/cz80_reg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/cz80/cz80_wrap.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/ddr3_memory_interface/ddr3_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/gowin_clkdiv2/gowin_clkdiv2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/ram/ip_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/rom/ddr3_test_rom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/sdram/ip_sdram_tangprimer20k.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/tangmega60k_step3.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/test_controller/test_controller.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/uart/ip_uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/uart/ip_uart_inst.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangMega60k_step1/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}