{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712972004440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712972004448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 22:33:24 2024 " "Processing started: Fri Apr 12 22:33:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712972004448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972004448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off roteiro2 -c roteiro2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off roteiro2 -c roteiro2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972004448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712972005381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712972005381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error.v 1 1 " "Found 1 design units, including 1 entities, in source file error.v" { { "Info" "ISGN_ENTITY_NAME" "1 error " "Found entity 1: error" {  } { { "error.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712972020526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972020526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712972020535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972020535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VE Ve valvulaDeEntrada.v(5) " "Verilog HDL Declaration information at valvulaDeEntrada.v(5): object \"VE\" differs only in case from object \"Ve\" in the same scope" {  } { { "valvulaDeEntrada.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/valvulaDeEntrada.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712972020543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valvuladeentrada.v 1 1 " "Found 1 design units, including 1 entities, in source file valvuladeentrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 valvulaDeEntrada " "Found entity 1: valvulaDeEntrada" {  } { { "valvulaDeEntrada.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/valvulaDeEntrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712972020545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972020545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712972020553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972020553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "authorizedtoirrigate.v 1 1 " "Found 1 design units, including 1 entities, in source file authorizedtoirrigate.v" { { "Info" "ISGN_ENTITY_NAME" "1 authorizedToIrrigate " "Found entity 1: authorizedToIrrigate" {  } { { "authorizedToIrrigate.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/authorizedToIrrigate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712972020562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972020562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprinkler.v 1 1 " "Found 1 design units, including 1 entities, in source file sprinkler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprinkler " "Found entity 1: sprinkler" {  } { { "sprinkler.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/sprinkler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712972020571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972020571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drip.v 1 1 " "Found 1 design units, including 1 entities, in source file drip.v" { { "Info" "ISGN_ENTITY_NAME" "1 drip " "Found entity 1: drip" {  } { { "drip.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/drip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712972020580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972020580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_waterlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_waterlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_waterLevel " "Found entity 1: decoder_waterLevel" {  } { { "decoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/decoder_waterLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712972020591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972020591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_waterlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_waterlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_waterLevel " "Found entity 1: encoder_waterLevel" {  } { { "encoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/encoder_waterLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712972020601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972020601 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bit0 main.v(76) " "Verilog HDL Implicit Net warning at main.v(76): created implicit net for \"Bit0\"" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712972020634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bit1 main.v(77) " "Verilog HDL Implicit Net warning at main.v(77): created implicit net for \"Bit1\"" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712972020635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712972020967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error error:error_inst " "Elaborating entity \"error\" for hierarchy \"error:error_inst\"" {  } { { "main.v" "error_inst" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712972021362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:alarm_inst " "Elaborating entity \"alarm\" for hierarchy \"alarm:alarm_inst\"" {  } { { "main.v" "alarm_inst" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712972021379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valvulaDeEntrada valvulaDeEntrada:valvulaDeEntrada_inst " "Elaborating entity \"valvulaDeEntrada\" for hierarchy \"valvulaDeEntrada:valvulaDeEntrada_inst\"" {  } { { "main.v" "valvulaDeEntrada_inst" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712972021395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "authorizedToIrrigate authorizedToIrrigate:authorizedToIrrigate_inst " "Elaborating entity \"authorizedToIrrigate\" for hierarchy \"authorizedToIrrigate:authorizedToIrrigate_inst\"" {  } { { "main.v" "authorizedToIrrigate_inst" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712972021411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprinkler sprinkler:sprinkler_inst " "Elaborating entity \"sprinkler\" for hierarchy \"sprinkler:sprinkler_inst\"" {  } { { "main.v" "sprinkler_inst" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712972021422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drip drip:drip_inst " "Elaborating entity \"drip\" for hierarchy \"drip:drip_inst\"" {  } { { "main.v" "drip_inst" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712972021432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_waterLevel encoder_waterLevel:encoderWL_inst " "Elaborating entity \"encoder_waterLevel\" for hierarchy \"encoder_waterLevel:encoderWL_inst\"" {  } { { "main.v" "encoderWL_inst" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712972021443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_waterLevel decoder_waterLevel:decoderWL_inst " "Elaborating entity \"decoder_waterLevel\" for hierarchy \"decoder_waterLevel:decoderWL_inst\"" {  } { { "main.v" "decoderWL_inst" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712972021454 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a GND " "Pin \"a\" is stuck at GND" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712972022143 "|main|a"} { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712972022143 "|main|b"} { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712972022143 "|main|c"} { "Warning" "WMLS_MLS_STUCK_PIN" "d GND " "Pin \"d\" is stuck at GND" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712972022143 "|main|d"} { "Warning" "WMLS_MLS_STUCK_PIN" "e GND " "Pin \"e\" is stuck at GND" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712972022143 "|main|e"} { "Warning" "WMLS_MLS_STUCK_PIN" "f GND " "Pin \"f\" is stuck at GND" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712972022143 "|main|f"} { "Warning" "WMLS_MLS_STUCK_PIN" "g GND " "Pin \"g\" is stuck at GND" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712972022143 "|main|g"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit GND " "Pin \"digit\" is stuck at GND" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712972022143 "|main|digit"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712972022143 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "umidadeDoSolo " "No output dependent on input pin \"umidadeDoSolo\"" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712972022817 "|main|umidadeDoSolo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "umidadeDoAr " "No output dependent on input pin \"umidadeDoAr\"" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712972022817 "|main|umidadeDoAr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "temperatura " "No output dependent on input pin \"temperatura\"" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712972022817 "|main|temperatura"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712972022817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712972022820 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712972022820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712972022820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712972022820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/output_files/roteiro2.map.smsg " "Generated suppressed messages file F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/output_files/roteiro2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972023802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712972023875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 22:33:43 2024 " "Processing ended: Fri Apr 12 22:33:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712972023875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712972023875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712972023875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712972023875 ""}
