<!DOCTYPE html>
<html data-color-mode="light" data-dark-theme="dark" data-light-theme="light" lang="zh-CN">
<head>
    <meta content="text/html; charset=utf-8" http-equiv="content-type" />
    <meta name="viewport" content="width=device-width,initial-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <link href='https://mirrors.sustech.edu.cn/cdnjs/ajax/libs/Primer/21.0.7/primer.css' rel='stylesheet' />
    <script src='https://blog.meekdai.com/Gmeek/plugins/GmeekBSZ.js'></script>
    <link rel="icon" href="https://avatars.githubusercontent.com/u/94451088?v=4"><script>
        let theme = localStorage.getItem("meek_theme") || "light";
        document.documentElement.setAttribute("data-color-mode", theme);
    </script>
<meta name="description" content="### xadc硬核

- 概念

  - xadc是7系列芯片集成的硬核，功能：测fpga芯片温度、类似于adc功能
  - ip核搜XADC Wizard

- 配置

  - 第一页Basic：勾选Channel Sequencer、取消reset_in
  - 第四页Channel Sequencer：
    - 勾选TEMPERATURE的Enable、vauxp0到5的Enable
    - 取消勾选VP/VN

- 计算温度

  - 输出的温度值为0-4096，需要通过公式计算（一般工程中讲数字值传输到单片机计算温度）
  - 此次demo使用的板对应`ug480_xadc`，温度=`adc_code*503.975/4086 - 273.15`

- 使用现成的xadc_ctrl.v和top.v来驱动硬核

  ```verilog
  //top.v
  
  `timescale 1ns / 1ps
  module top(
  	input 	wire		clk
      );
  
  
  	wire        vauxp0;
  	wire        vauxn0;
  	wire        vauxp1;
  	wire        vauxn1;
  	wire        vauxp2;
  	wire        vauxn2;
  	wire        vauxp3;
  	wire        vauxn3;
  	wire        vauxp4;
  	wire        vauxn4;
  	wire        vauxp5;
  	wire        vauxn5;
  	wire [11:0] analog_wave_vaux0;
  	wire [11:0] analog_wave_vaux1;
  	wire [11:0] analog_wave_vaux2;
  	wire [11:0] analog_wave_vaux3;
  	wire [11:0] analog_wave_vaux4;
  	wire [11:0] analog_wave_vaux5;
  	wire [11:0] Temperature;
  
  	xadc_ctrl xadc_ctrl
  		(
  			.clk               (clk),
  			.vauxp0            (vauxp0),
  			.vauxn0            (vauxn0),
  			.vauxp1            (vauxp1),
  			.vauxn1            (vauxn1),
  			.vauxp2            (vauxp2),
  			.vauxn2            (vauxn2),
  			.vauxp3            (vauxp3),
  			.vauxn3            (vauxn3),
  			.vauxp4            (vauxp4),
  			.vauxn4            (vauxn4),
  			.vauxp5            (vauxp5),
  			.vauxn5            (vauxn5),
  			.analog_wave_vaux0 (analog_wave_vaux0),
  			.analog_wave_vaux1 (analog_wave_vaux1),
  			.analog_wave_vaux2 (analog_wave_vaux2),
  			.analog_wave_vaux3 (analog_wave_vaux3),
  			.analog_wave_vaux4 (analog_wave_vaux4),
  			.analog_wave_vaux5 (analog_wave_vaux5),
  			.Temperature       (Temperature)
  		);
  
  
  ila_0  ila_0(
  	.clk(clk), // input wire clk
  	.probe0(Temperature) // input wire [11:0] probe0
  );
  
  
  
  endmodule
  
  ```

  

  ```verilog
  //xadc_ctrl.v
  //更改了ip核端口后，需要在本文件添加对应的端口
  
  `timescale 1ps/1ps
  module xadc_ctrl(
     input             clk,
     input             vauxp0,		//外部输入一对差分信号
     input             vauxn0,		//输入到内部经过adc转换成数字信号
     input             vauxp1,
     input             vauxn1,
     input             vauxp2,
     input             vauxn2,
     input             vauxp3,
     input             vauxn3,
     input             vauxp4,
     input             vauxn4,
     input             vauxp5,
     input             vauxn5,
    
     output reg [11:0] analog_wave_vaux0,    //输出的各模拟量端口的数字值
     output reg [11:0] analog_wave_vaux1,
     output reg [11:0] analog_wave_vaux2,
     output reg [11:0] analog_wave_vaux3,
     output reg [11:0] analog_wave_vaux4,
     output reg [11:0] analog_wave_vaux5,
     output reg [11:0] Temperature           //输出温度 
     
      );
  	
     localparam  ONE_NS      = 1000;
     integer    count       = 0   ;
  
     wire EOC_TB;   //转换信号结束
     wire EOS_TB;   //顺序采集结束
     reg [6:0] DADDR_TB; //每个采样通道的具体地址
     reg DEN_TB;  //enable signal for drp
     reg DWE_TB;  //write enable for drp
     reg [15:0] DI_TB;  //input databus for drp
     wire [15:0] DO_TB;  //output databus for drp
     wire DRDY_TB;   //data ready signal for drp
     wire ALARM_OUT_TB;
     wire VCCAUX_ALARM_TB;
     wire VCCINT_ALARM_TB;
     wire USER_TEMP_ALARM_TB;
     wire BUSY_TB;   //ADC busy signal
     wire [4:0] CHANNEL_TB;  //通道选择输出
     wire OT_TB;     //过温报警输出
     wire DCLK_TB;    //DRP的时钟输入
  
         
  assign DCLK_TB = clk;  
  always @(posedge DCLK_TB)
     begin
       DADDR_TB = {2'b00,CHANNEL_TB};
       DI_TB = 16'h0000;
       DWE_TB = 1'b0;
       DEN_TB = EOC_TB;
     end
     
  always @(posedge DCLK_TB)
   begin
     if (DRDY_TB)
       if (DADDR_TB == 7'h10)
          analog_wave_vaux0 <= DO_TB[15:4];
   end
  
  always @(posedge DCLK_TB)
   begin
     if (DRDY_TB)
       if (DADDR_TB == 7'h11)
          analog_wave_vaux1 <= DO_TB[15:4];
   end        
  
  always @(posedge DCLK_TB)
   begin
     if (DRDY_TB)
       if (DADDR_TB == 7'h12)
          analog_wave_vaux2 <= DO_TB[15:4];
   end 
   
  always @(posedge DCLK_TB)
    begin
      if (DRDY_TB)
        if (DADDR_TB == 7'h13)
           analog_wave_vaux3 <= DO_TB[15:4];
    end  
    
  always @(posedge DCLK_TB)
     begin
       if (DRDY_TB)
         if (DADDR_TB == 7'h14)
            analog_wave_vaux4 <= DO_TB[15:4];
     end 
     
  always @(posedge DCLK_TB)
    begin
      if (DRDY_TB)
        if (DADDR_TB == 7'h15)
           analog_wave_vaux5 <= DO_TB[15:4];
    end
    
    //可输出芯片的温度
  always @(posedge DCLK_TB)begin 
     if(DRDY_TB == 1'b1 && DADDR_TB == 7'h00)begin // 地址DADDR_TB配置为ox00，可输出芯片温度
         Temperature <= DO_TB[15:4];              //  地址DADDR_TB 可以理解为寄存器
     end else begin
         Temperature <= Temperature;
     end
  end
  
  xadc_wiz_0  xadc_wiz_0
  (
     .daddr_in           (DADDR_TB[6:0]),            // Address bus for the dynamic reconfiguration port           
     .dclk_in            (~DCLK_TB),             // Clock input for the dynamic reconfiguration port                
     .den_in             (DEN_TB),              // Enable Signal for the dynamic reconfiguration port  转换结束可读了       
     .di_in              (DI_TB[15:0]),               // Input data bus for the dynamic reconfiguration port          
     .dwe_in             (DWE_TB),              // Write Enable for the dynamic reconfiguration port
  
     .vauxp0             (vauxp0),              // Auxiliary channel 0                                                 
     .vauxn0             (vauxn0),                                                                                     
     .vauxp1             (vauxp1),              // Auxiliary channel 1                                                 
     .vauxn1             (vauxn1),                                                                                     
     .vauxp2             (vauxp2),              // Auxiliary channel 5                                                 
     .vauxn2             (vauxn2),                                                                                     
     .vauxp3             (vauxp3),              // Auxiliary channel 8                                                 
     .vauxn3             (vauxp3),                                                                                     
     .vauxp4             (vauxp4),              // Auxiliary channel 9                                                 
     .vauxn4             (vauxn4), 
     .vauxp5             (vauxp5),              // Auxiliary channel 9                                                 
     .vauxn5             (vauxn5),                                                                                   
     .busy_out           (BUSY_TB),            // ADC Busy signal                                                  
     .channel_out        (CHANNEL_TB[4:0]),         // Channel Selection Outputs                                
     .do_out             (DO_TB[15:0]),              // Output data bus for dynamic reconfiguration port             
     .drdy_out           (DRDY_TB),            // Data ready signal for the dynamic reconfiguration port           
     .eoc_out            (EOC_TB),             // End of Conversion Signal                                          
     .eos_out            (EOS_TB),             // End of Sequence Signal                                            
     .ot_out             (OT_TB),              // Over-Temperature alarm output                                      
     .vccaux_alarm_out   (VCCAUX_ALARM_TB),    // VCCAUX-sensor alarm output                               
     .vccint_alarm_out   (VCCINT_ALARM_TB),    //  VCCINT-sensor alarm output                              
     .user_temp_alarm_out(USER_TEMP_ALARM_TB), // Temperature-sensor alarm output                       
     .alarm_out          (ALARM_OUT_TB),                                                                          
     .vp_in              (1'b0),               // Dedicated Analog Input Pair                                         
     .vn_in              (1'b0)            //一般情况置0                                                                           
     );  
     
  
    
     
  endmodule
  ```

  。">
<meta property="og:title" content="xadc采集芯片温度">
<meta property="og:description" content="### xadc硬核

- 概念

  - xadc是7系列芯片集成的硬核，功能：测fpga芯片温度、类似于adc功能
  - ip核搜XADC Wizard

- 配置

  - 第一页Basic：勾选Channel Sequencer、取消reset_in
  - 第四页Channel Sequencer：
    - 勾选TEMPERATURE的Enable、vauxp0到5的Enable
    - 取消勾选VP/VN

- 计算温度

  - 输出的温度值为0-4096，需要通过公式计算（一般工程中讲数字值传输到单片机计算温度）
  - 此次demo使用的板对应`ug480_xadc`，温度=`adc_code*503.975/4086 - 273.15`

- 使用现成的xadc_ctrl.v和top.v来驱动硬核

  ```verilog
  //top.v
  
  `timescale 1ns / 1ps
  module top(
  	input 	wire		clk
      );
  
  
  	wire        vauxp0;
  	wire        vauxn0;
  	wire        vauxp1;
  	wire        vauxn1;
  	wire        vauxp2;
  	wire        vauxn2;
  	wire        vauxp3;
  	wire        vauxn3;
  	wire        vauxp4;
  	wire        vauxn4;
  	wire        vauxp5;
  	wire        vauxn5;
  	wire [11:0] analog_wave_vaux0;
  	wire [11:0] analog_wave_vaux1;
  	wire [11:0] analog_wave_vaux2;
  	wire [11:0] analog_wave_vaux3;
  	wire [11:0] analog_wave_vaux4;
  	wire [11:0] analog_wave_vaux5;
  	wire [11:0] Temperature;
  
  	xadc_ctrl xadc_ctrl
  		(
  			.clk               (clk),
  			.vauxp0            (vauxp0),
  			.vauxn0            (vauxn0),
  			.vauxp1            (vauxp1),
  			.vauxn1            (vauxn1),
  			.vauxp2            (vauxp2),
  			.vauxn2            (vauxn2),
  			.vauxp3            (vauxp3),
  			.vauxn3            (vauxn3),
  			.vauxp4            (vauxp4),
  			.vauxn4            (vauxn4),
  			.vauxp5            (vauxp5),
  			.vauxn5            (vauxn5),
  			.analog_wave_vaux0 (analog_wave_vaux0),
  			.analog_wave_vaux1 (analog_wave_vaux1),
  			.analog_wave_vaux2 (analog_wave_vaux2),
  			.analog_wave_vaux3 (analog_wave_vaux3),
  			.analog_wave_vaux4 (analog_wave_vaux4),
  			.analog_wave_vaux5 (analog_wave_vaux5),
  			.Temperature       (Temperature)
  		);
  
  
  ila_0  ila_0(
  	.clk(clk), // input wire clk
  	.probe0(Temperature) // input wire [11:0] probe0
  );
  
  
  
  endmodule
  
  ```

  

  ```verilog
  //xadc_ctrl.v
  //更改了ip核端口后，需要在本文件添加对应的端口
  
  `timescale 1ps/1ps
  module xadc_ctrl(
     input             clk,
     input             vauxp0,		//外部输入一对差分信号
     input             vauxn0,		//输入到内部经过adc转换成数字信号
     input             vauxp1,
     input             vauxn1,
     input             vauxp2,
     input             vauxn2,
     input             vauxp3,
     input             vauxn3,
     input             vauxp4,
     input             vauxn4,
     input             vauxp5,
     input             vauxn5,
    
     output reg [11:0] analog_wave_vaux0,    //输出的各模拟量端口的数字值
     output reg [11:0] analog_wave_vaux1,
     output reg [11:0] analog_wave_vaux2,
     output reg [11:0] analog_wave_vaux3,
     output reg [11:0] analog_wave_vaux4,
     output reg [11:0] analog_wave_vaux5,
     output reg [11:0] Temperature           //输出温度 
     
      );
  	
     localparam  ONE_NS      = 1000;
     integer    count       = 0   ;
  
     wire EOC_TB;   //转换信号结束
     wire EOS_TB;   //顺序采集结束
     reg [6:0] DADDR_TB; //每个采样通道的具体地址
     reg DEN_TB;  //enable signal for drp
     reg DWE_TB;  //write enable for drp
     reg [15:0] DI_TB;  //input databus for drp
     wire [15:0] DO_TB;  //output databus for drp
     wire DRDY_TB;   //data ready signal for drp
     wire ALARM_OUT_TB;
     wire VCCAUX_ALARM_TB;
     wire VCCINT_ALARM_TB;
     wire USER_TEMP_ALARM_TB;
     wire BUSY_TB;   //ADC busy signal
     wire [4:0] CHANNEL_TB;  //通道选择输出
     wire OT_TB;     //过温报警输出
     wire DCLK_TB;    //DRP的时钟输入
  
         
  assign DCLK_TB = clk;  
  always @(posedge DCLK_TB)
     begin
       DADDR_TB = {2'b00,CHANNEL_TB};
       DI_TB = 16'h0000;
       DWE_TB = 1'b0;
       DEN_TB = EOC_TB;
     end
     
  always @(posedge DCLK_TB)
   begin
     if (DRDY_TB)
       if (DADDR_TB == 7'h10)
          analog_wave_vaux0 <= DO_TB[15:4];
   end
  
  always @(posedge DCLK_TB)
   begin
     if (DRDY_TB)
       if (DADDR_TB == 7'h11)
          analog_wave_vaux1 <= DO_TB[15:4];
   end        
  
  always @(posedge DCLK_TB)
   begin
     if (DRDY_TB)
       if (DADDR_TB == 7'h12)
          analog_wave_vaux2 <= DO_TB[15:4];
   end 
   
  always @(posedge DCLK_TB)
    begin
      if (DRDY_TB)
        if (DADDR_TB == 7'h13)
           analog_wave_vaux3 <= DO_TB[15:4];
    end  
    
  always @(posedge DCLK_TB)
     begin
       if (DRDY_TB)
         if (DADDR_TB == 7'h14)
            analog_wave_vaux4 <= DO_TB[15:4];
     end 
     
  always @(posedge DCLK_TB)
    begin
      if (DRDY_TB)
        if (DADDR_TB == 7'h15)
           analog_wave_vaux5 <= DO_TB[15:4];
    end
    
    //可输出芯片的温度
  always @(posedge DCLK_TB)begin 
     if(DRDY_TB == 1'b1 && DADDR_TB == 7'h00)begin // 地址DADDR_TB配置为ox00，可输出芯片温度
         Temperature <= DO_TB[15:4];              //  地址DADDR_TB 可以理解为寄存器
     end else begin
         Temperature <= Temperature;
     end
  end
  
  xadc_wiz_0  xadc_wiz_0
  (
     .daddr_in           (DADDR_TB[6:0]),            // Address bus for the dynamic reconfiguration port           
     .dclk_in            (~DCLK_TB),             // Clock input for the dynamic reconfiguration port                
     .den_in             (DEN_TB),              // Enable Signal for the dynamic reconfiguration port  转换结束可读了       
     .di_in              (DI_TB[15:0]),               // Input data bus for the dynamic reconfiguration port          
     .dwe_in             (DWE_TB),              // Write Enable for the dynamic reconfiguration port
  
     .vauxp0             (vauxp0),              // Auxiliary channel 0                                                 
     .vauxn0             (vauxn0),                                                                                     
     .vauxp1             (vauxp1),              // Auxiliary channel 1                                                 
     .vauxn1             (vauxn1),                                                                                     
     .vauxp2             (vauxp2),              // Auxiliary channel 5                                                 
     .vauxn2             (vauxn2),                                                                                     
     .vauxp3             (vauxp3),              // Auxiliary channel 8                                                 
     .vauxn3             (vauxp3),                                                                                     
     .vauxp4             (vauxp4),              // Auxiliary channel 9                                                 
     .vauxn4             (vauxn4), 
     .vauxp5             (vauxp5),              // Auxiliary channel 9                                                 
     .vauxn5             (vauxn5),                                                                                   
     .busy_out           (BUSY_TB),            // ADC Busy signal                                                  
     .channel_out        (CHANNEL_TB[4:0]),         // Channel Selection Outputs                                
     .do_out             (DO_TB[15:0]),              // Output data bus for dynamic reconfiguration port             
     .drdy_out           (DRDY_TB),            // Data ready signal for the dynamic reconfiguration port           
     .eoc_out            (EOC_TB),             // End of Conversion Signal                                          
     .eos_out            (EOS_TB),             // End of Sequence Signal                                            
     .ot_out             (OT_TB),              // Over-Temperature alarm output                                      
     .vccaux_alarm_out   (VCCAUX_ALARM_TB),    // VCCAUX-sensor alarm output                               
     .vccint_alarm_out   (VCCINT_ALARM_TB),    //  VCCINT-sensor alarm output                              
     .user_temp_alarm_out(USER_TEMP_ALARM_TB), // Temperature-sensor alarm output                       
     .alarm_out          (ALARM_OUT_TB),                                                                          
     .vp_in              (1'b0),               // Dedicated Analog Input Pair                                         
     .vn_in              (1'b0)            //一般情况置0                                                                           
     );  
     
  
    
     
  endmodule
  ```

  。">
<meta property="og:type" content="article">
<meta property="og:url" content="https://niffffty.github.io/post/xadc-cai-ji-xin-pian-wen-du.html">
<meta property="og:image" content="https://avatars.githubusercontent.com/u/94451088?v=4">
<title>xadc采集芯片温度</title>



</head>
<style>
body{box-sizing: border-box;min-width: 200px;max-width: 900px;margin: 20px auto;padding: 45px;font-size: 16px;font-family: sans-serif;line-height: 1.25;}
#header{display:flex;padding-bottom:8px;border-bottom: 1px solid var(--borderColor-muted, var(--color-border-muted));margin-bottom: 16px;}
#footer {margin-top:64px; text-align: center;font-size: small;}

</style>

<style>
.postTitle{margin: auto 0;font-size:40px;font-weight:bold;}
.title-right{display:flex;margin:auto 0 0 auto;}
.title-right .circle{padding: 14px 16px;margin-right:8px;}
#postBody{border-bottom: 1px solid var(--color-border-default);padding-bottom:36px;}
#postBody hr{height:2px;}
#cmButton{height:48px;margin-top:48px;}
#comments{margin-top:64px;}
.g-emoji{font-size:24px;}
@media (max-width: 600px) {
    body {padding: 8px;}
    .postTitle{font-size:24px;}
}

</style>




<body>
    <div id="header">
<h1 class="postTitle">xadc采集芯片温度</h1>
<div class="title-right">
    <a href="https://niffffty.github.io" id="buttonHome" class="btn btn-invisible circle" title="首页">
        <svg class="octicon" width="16" height="16">
            <path id="pathHome" fill-rule="evenodd"></path>
        </svg>
    </a>
    
    <a href="https://github.com/niffffty/niffffty.github.io/issues/21" target="_blank" class="btn btn-invisible circle" title="Issue">
        <svg class="octicon" width="16" height="16">
            <path id="pathIssue" fill-rule="evenodd"></path>
        </svg>
    </a>
    

    <a class="btn btn-invisible circle" onclick="modeSwitch();" title="切换主题">
        <svg class="octicon" width="16" height="16" >
            <path id="themeSwitch" fill-rule="evenodd"></path>
        </svg>
    </a>

</div>
</div>
    <div id="content">
<div class="markdown-body" id="postBody"><h3>xadc硬核</h3>
<ul>
<li>
<p>概念</p>
<ul>
<li>xadc是7系列芯片集成的硬核，功能：测fpga芯片温度、类似于adc功能</li>
<li>ip核搜XADC Wizard</li>
</ul>
</li>
<li>
<p>配置</p>
<ul>
<li>第一页Basic：勾选Channel Sequencer、取消reset_in</li>
<li>第四页Channel Sequencer：
<ul>
<li>勾选TEMPERATURE的Enable、vauxp0到5的Enable</li>
<li>取消勾选VP/VN</li>
</ul>
</li>
</ul>
</li>
<li>
<p>计算温度</p>
<ul>
<li>输出的温度值为0-4096，需要通过公式计算（一般工程中讲数字值传输到单片机计算温度）</li>
<li>此次demo使用的板对应<code class="notranslate">ug480_xadc</code>，温度=<code class="notranslate">adc_code*503.975/4086 - 273.15</code></li>
</ul>
</li>
<li>
<p>使用现成的xadc_ctrl.v和top.v来驱动硬核</p>
<pre lang="verilog" class="notranslate"><code class="notranslate">//top.v

`timescale 1ns / 1ps
module top(
	input 	wire		clk
    );


	wire        vauxp0;
	wire        vauxn0;
	wire        vauxp1;
	wire        vauxn1;
	wire        vauxp2;
	wire        vauxn2;
	wire        vauxp3;
	wire        vauxn3;
	wire        vauxp4;
	wire        vauxn4;
	wire        vauxp5;
	wire        vauxn5;
	wire [11:0] analog_wave_vaux0;
	wire [11:0] analog_wave_vaux1;
	wire [11:0] analog_wave_vaux2;
	wire [11:0] analog_wave_vaux3;
	wire [11:0] analog_wave_vaux4;
	wire [11:0] analog_wave_vaux5;
	wire [11:0] Temperature;

	xadc_ctrl xadc_ctrl
		(
			.clk               (clk),
			.vauxp0            (vauxp0),
			.vauxn0            (vauxn0),
			.vauxp1            (vauxp1),
			.vauxn1            (vauxn1),
			.vauxp2            (vauxp2),
			.vauxn2            (vauxn2),
			.vauxp3            (vauxp3),
			.vauxn3            (vauxn3),
			.vauxp4            (vauxp4),
			.vauxn4            (vauxn4),
			.vauxp5            (vauxp5),
			.vauxn5            (vauxn5),
			.analog_wave_vaux0 (analog_wave_vaux0),
			.analog_wave_vaux1 (analog_wave_vaux1),
			.analog_wave_vaux2 (analog_wave_vaux2),
			.analog_wave_vaux3 (analog_wave_vaux3),
			.analog_wave_vaux4 (analog_wave_vaux4),
			.analog_wave_vaux5 (analog_wave_vaux5),
			.Temperature       (Temperature)
		);


ila_0  ila_0(
	.clk(clk), // input wire clk
	.probe0(Temperature) // input wire [11:0] probe0
);



endmodule

</code></pre>
<pre lang="verilog" class="notranslate"><code class="notranslate">//xadc_ctrl.v
//更改了ip核端口后，需要在本文件添加对应的端口

`timescale 1ps/1ps
module xadc_ctrl(
   input             clk,
   input             vauxp0,		//外部输入一对差分信号
   input             vauxn0,		//输入到内部经过adc转换成数字信号
   input             vauxp1,
   input             vauxn1,
   input             vauxp2,
   input             vauxn2,
   input             vauxp3,
   input             vauxn3,
   input             vauxp4,
   input             vauxn4,
   input             vauxp5,
   input             vauxn5,
  
   output reg [11:0] analog_wave_vaux0,    //输出的各模拟量端口的数字值
   output reg [11:0] analog_wave_vaux1,
   output reg [11:0] analog_wave_vaux2,
   output reg [11:0] analog_wave_vaux3,
   output reg [11:0] analog_wave_vaux4,
   output reg [11:0] analog_wave_vaux5,
   output reg [11:0] Temperature           //输出温度 
   
    );
	
   localparam  ONE_NS      = 1000;
   integer    count       = 0   ;

   wire EOC_TB;   //转换信号结束
   wire EOS_TB;   //顺序采集结束
   reg [6:0] DADDR_TB; //每个采样通道的具体地址
   reg DEN_TB;  //enable signal for drp
   reg DWE_TB;  //write enable for drp
   reg [15:0] DI_TB;  //input databus for drp
   wire [15:0] DO_TB;  //output databus for drp
   wire DRDY_TB;   //data ready signal for drp
   wire ALARM_OUT_TB;
   wire VCCAUX_ALARM_TB;
   wire VCCINT_ALARM_TB;
   wire USER_TEMP_ALARM_TB;
   wire BUSY_TB;   //ADC busy signal
   wire [4:0] CHANNEL_TB;  //通道选择输出
   wire OT_TB;     //过温报警输出
   wire DCLK_TB;    //DRP的时钟输入

       
assign DCLK_TB = clk;  
always @(posedge DCLK_TB)
   begin
     DADDR_TB = {2'b00,CHANNEL_TB};
     DI_TB = 16'h0000;
     DWE_TB = 1'b0;
     DEN_TB = EOC_TB;
   end
   
always @(posedge DCLK_TB)
 begin
   if (DRDY_TB)
     if (DADDR_TB == 7'h10)
        analog_wave_vaux0 &lt;= DO_TB[15:4];
 end

always @(posedge DCLK_TB)
 begin
   if (DRDY_TB)
     if (DADDR_TB == 7'h11)
        analog_wave_vaux1 &lt;= DO_TB[15:4];
 end        

always @(posedge DCLK_TB)
 begin
   if (DRDY_TB)
     if (DADDR_TB == 7'h12)
        analog_wave_vaux2 &lt;= DO_TB[15:4];
 end 
 
always @(posedge DCLK_TB)
  begin
    if (DRDY_TB)
      if (DADDR_TB == 7'h13)
         analog_wave_vaux3 &lt;= DO_TB[15:4];
  end  
  
always @(posedge DCLK_TB)
   begin
     if (DRDY_TB)
       if (DADDR_TB == 7'h14)
          analog_wave_vaux4 &lt;= DO_TB[15:4];
   end 
   
always @(posedge DCLK_TB)
  begin
    if (DRDY_TB)
      if (DADDR_TB == 7'h15)
         analog_wave_vaux5 &lt;= DO_TB[15:4];
  end
  
  //可输出芯片的温度
always @(posedge DCLK_TB)begin 
   if(DRDY_TB == 1'b1 &amp;&amp; DADDR_TB == 7'h00)begin // 地址DADDR_TB配置为ox00，可输出芯片温度
       Temperature &lt;= DO_TB[15:4];              //  地址DADDR_TB 可以理解为寄存器
   end else begin
       Temperature &lt;= Temperature;
   end
end

xadc_wiz_0  xadc_wiz_0
(
   .daddr_in           (DADDR_TB[6:0]),            // Address bus for the dynamic reconfiguration port           
   .dclk_in            (~DCLK_TB),             // Clock input for the dynamic reconfiguration port                
   .den_in             (DEN_TB),              // Enable Signal for the dynamic reconfiguration port  转换结束可读了       
   .di_in              (DI_TB[15:0]),               // Input data bus for the dynamic reconfiguration port          
   .dwe_in             (DWE_TB),              // Write Enable for the dynamic reconfiguration port

   .vauxp0             (vauxp0),              // Auxiliary channel 0                                                 
   .vauxn0             (vauxn0),                                                                                     
   .vauxp1             (vauxp1),              // Auxiliary channel 1                                                 
   .vauxn1             (vauxn1),                                                                                     
   .vauxp2             (vauxp2),              // Auxiliary channel 5                                                 
   .vauxn2             (vauxn2),                                                                                     
   .vauxp3             (vauxp3),              // Auxiliary channel 8                                                 
   .vauxn3             (vauxp3),                                                                                     
   .vauxp4             (vauxp4),              // Auxiliary channel 9                                                 
   .vauxn4             (vauxn4), 
   .vauxp5             (vauxp5),              // Auxiliary channel 9                                                 
   .vauxn5             (vauxn5),                                                                                   
   .busy_out           (BUSY_TB),            // ADC Busy signal                                                  
   .channel_out        (CHANNEL_TB[4:0]),         // Channel Selection Outputs                                
   .do_out             (DO_TB[15:0]),              // Output data bus for dynamic reconfiguration port             
   .drdy_out           (DRDY_TB),            // Data ready signal for the dynamic reconfiguration port           
   .eoc_out            (EOC_TB),             // End of Conversion Signal                                          
   .eos_out            (EOS_TB),             // End of Sequence Signal                                            
   .ot_out             (OT_TB),              // Over-Temperature alarm output                                      
   .vccaux_alarm_out   (VCCAUX_ALARM_TB),    // VCCAUX-sensor alarm output                               
   .vccint_alarm_out   (VCCINT_ALARM_TB),    //  VCCINT-sensor alarm output                              
   .user_temp_alarm_out(USER_TEMP_ALARM_TB), // Temperature-sensor alarm output                       
   .alarm_out          (ALARM_OUT_TB),                                                                          
   .vp_in              (1'b0),               // Dedicated Analog Input Pair                                         
   .vn_in              (1'b0)            //一般情况置0                                                                           
   );  
   

  
   
endmodule
</code></pre>
</li>
</ul></div>
<div style="font-size:small;margin-top:8px;float:right;"></div>

<button class="btn btn-block" type="button" onclick="openComments()" id="cmButton">评论</button>
<div class="comments" id="comments"></div>

</div>
    <div id="footer"><div id="footer1">Copyright © <span id="copyrightYear"></span> <a href="https://niffffty.github.io">吴广喆的blog</a></div>
<div id="footer2">
    <span id="runday"></span><span>Powered by <a href="https://meekdai.com/Gmeek.html" target="_blank">Gmeek</a></span>
</div>

<script>
var now=new Date();
document.getElementById("copyrightYear").innerHTML=now.getFullYear();

if(""!=""){
    var startSite=new Date("");
    var diff=now.getTime()-startSite.getTime();
    var diffDay=Math.floor(diff/(1000*60*60*24));
    document.getElementById("runday").innerHTML="网站运行"+diffDay+"天"+" • ";
}
</script></div>
</body>
<script>
var IconList={'sun': 'M8 10.5a2.5 2.5 0 100-5 2.5 2.5 0 000 5zM8 12a4 4 0 100-8 4 4 0 000 8zM8 0a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0V.75A.75.75 0 018 0zm0 13a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0v-1.5A.75.75 0 018 13zM2.343 2.343a.75.75 0 011.061 0l1.06 1.061a.75.75 0 01-1.06 1.06l-1.06-1.06a.75.75 0 010-1.06zm9.193 9.193a.75.75 0 011.06 0l1.061 1.06a.75.75 0 01-1.06 1.061l-1.061-1.06a.75.75 0 010-1.061zM16 8a.75.75 0 01-.75.75h-1.5a.75.75 0 010-1.5h1.5A.75.75 0 0116 8zM3 8a.75.75 0 01-.75.75H.75a.75.75 0 010-1.5h1.5A.75.75 0 013 8zm10.657-5.657a.75.75 0 010 1.061l-1.061 1.06a.75.75 0 11-1.06-1.06l1.06-1.06a.75.75 0 011.06 0zm-9.193 9.193a.75.75 0 010 1.06l-1.06 1.061a.75.75 0 11-1.061-1.06l1.06-1.061a.75.75 0 011.061 0z', 'moon': 'M9.598 1.591a.75.75 0 01.785-.175 7 7 0 11-8.967 8.967.75.75 0 01.961-.96 5.5 5.5 0 007.046-7.046.75.75 0 01.175-.786zm1.616 1.945a7 7 0 01-7.678 7.678 5.5 5.5 0 107.678-7.678z', 'sync': 'M1.705 8.005a.75.75 0 0 1 .834.656 5.5 5.5 0 0 0 9.592 2.97l-1.204-1.204a.25.25 0 0 1 .177-.427h3.646a.25.25 0 0 1 .25.25v3.646a.25.25 0 0 1-.427.177l-1.38-1.38A7.002 7.002 0 0 1 1.05 8.84a.75.75 0 0 1 .656-.834ZM8 2.5a5.487 5.487 0 0 0-4.131 1.869l1.204 1.204A.25.25 0 0 1 4.896 6H1.25A.25.25 0 0 1 1 5.75V2.104a.25.25 0 0 1 .427-.177l1.38 1.38A7.002 7.002 0 0 1 14.95 7.16a.75.75 0 0 1-1.49.178A5.5 5.5 0 0 0 8 2.5Z', 'home': 'M6.906.664a1.749 1.749 0 0 1 2.187 0l5.25 4.2c.415.332.657.835.657 1.367v7.019A1.75 1.75 0 0 1 13.25 15h-3.5a.75.75 0 0 1-.75-.75V9H7v5.25a.75.75 0 0 1-.75.75h-3.5A1.75 1.75 0 0 1 1 13.25V6.23c0-.531.242-1.034.657-1.366l5.25-4.2Zm1.25 1.171a.25.25 0 0 0-.312 0l-5.25 4.2a.25.25 0 0 0-.094.196v7.019c0 .138.112.25.25.25H5.5V8.25a.75.75 0 0 1 .75-.75h3.5a.75.75 0 0 1 .75.75v5.25h2.75a.25.25 0 0 0 .25-.25V6.23a.25.25 0 0 0-.094-.195Z', 'github': 'M8 0c4.42 0 8 3.58 8 8a8.013 8.013 0 0 1-5.45 7.59c-.4.08-.55-.17-.55-.38 0-.27.01-1.13.01-2.2 0-.75-.25-1.23-.54-1.48 1.78-.2 3.65-.88 3.65-3.95 0-.88-.31-1.59-.82-2.15.08-.2.36-1.02-.08-2.12 0 0-.67-.22-2.2.82-.64-.18-1.32-.27-2-.27-.68 0-1.36.09-2 .27-1.53-1.03-2.2-.82-2.2-.82-.44 1.1-.16 1.92-.08 2.12-.51.56-.82 1.28-.82 2.15 0 3.06 1.86 3.75 3.64 3.95-.23.2-.44.55-.51 1.07-.46.21-1.61.55-2.33-.66-.15-.24-.6-.83-1.23-.82-.67.01-.27.38.01.53.34.19.73.9.82 1.13.16.45.68 1.31 2.69.94 0 .67.01 1.3.01 1.49 0 .21-.15.45-.55.38A7.995 7.995 0 0 1 0 8c0-4.42 3.58-8 8-8Z'};
var utterancesLoad=0;

let themeSettings={
    "dark": ["dark","moon","#00f0ff","dark-blue"],
    "light": ["light","sun","#ff5000","github-light"],
    "auto": ["auto","sync","","preferred-color-scheme"]
};
function changeTheme(mode, icon, color, utheme){
    document.documentElement.setAttribute("data-color-mode",mode);
    document.getElementById("themeSwitch").setAttribute("d",value=IconList[icon]);
    document.getElementById("themeSwitch").parentNode.style.color=color;
    if(utterancesLoad==1){utterancesTheme(utheme);}
}
function modeSwitch(){
    let currentMode=document.documentElement.getAttribute('data-color-mode');
    let newMode = currentMode === "light" ? "dark" : currentMode === "dark" ? "auto" : "light";
    localStorage.setItem("meek_theme", newMode);
    if(themeSettings[newMode]){
        changeTheme(...themeSettings[newMode]);
    }
}
function utterancesTheme(theme){
    const message={type:'set-theme',theme: theme};
    const iframe=document.getElementsByClassName('utterances-frame')[0];
    iframe.contentWindow.postMessage(message,'https://utteranc.es');
}
if(themeSettings[theme]){changeTheme(...themeSettings[theme]);}
console.log("\n %c Gmeek last https://github.com/Meekdai/Gmeek \n","padding:5px 0;background:#02d81d;color:#fff");
</script>

<script>
document.getElementById("pathHome").setAttribute("d",IconList["home"]);
document.getElementById("pathIssue").setAttribute("d",IconList["github"]);



function openComments(){
    cm=document.getElementById("comments");
    cmButton=document.getElementById("cmButton");
    cmButton.innerHTML="loading";
    span=document.createElement("span");
    span.setAttribute("class","AnimatedEllipsis");
    cmButton.appendChild(span);

    script=document.createElement("script");
    script.setAttribute("src","https://utteranc.es/client.js");
    script.setAttribute("repo","niffffty/niffffty.github.io");
    script.setAttribute("issue-term","title");
    
    if(localStorage.getItem("meek_theme")=="dark"){script.setAttribute("theme","dark-blue");}
    else if(localStorage.getItem("meek_theme")=="light") {script.setAttribute("theme","github-light");}
    else{script.setAttribute("theme","preferred-color-scheme");}
    
    script.setAttribute("crossorigin","anonymous");
    script.setAttribute("async","");
    cm.appendChild(script);

    int=self.setInterval("iFrameLoading()",200);
}

function iFrameLoading(){
    var utterances=document.getElementsByClassName('utterances');
    if(utterances.length==1){
        if(utterances[0].style.height!=""){
            utterancesLoad=1;
            int=window.clearInterval(int);
            document.getElementById("cmButton").style.display="none";
            console.log("utterances Load OK");
        }
    }
}



</script>


</html>
