Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Nov 18 02:53:28 2023
| Host         : 8d920e292c80 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (465)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1090)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (465)
--------------------------
 There are 465 register/latch pins with no clock driven by root clock pin: logclk_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1090)
---------------------------------------------------
 There are 1090 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.901        0.000                      0                  128        0.164        0.000                      0                  128        1.790        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.992}        11.983          83.448          
  clk_out2_clk_wiz_0  {0.000 105.785}      211.570         4.727           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.901        0.000                      0                   94        0.164        0.000                      0                   94        5.492        0.000                       0                    44  
  clk_out2_clk_wiz_0      207.348        0.000                      0                   34        0.256        0.000                      0                   34        1.790        0.000                       0                    19  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.856ns (20.241%)  route 3.373ns (79.759%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.468 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -0.917    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          1.312     0.852    vga/vcount_reg__0[4]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     0.976 f  vga/pix_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.681     1.656    vga/pix_r_OBUF[3]_inst_i_26_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.780 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.808     2.588    vga/vcount[9]_i_4_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.152     2.740 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.572     3.312    vga/vcount[9]_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  vga/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    10.468    vga/CLK
    SLICE_X37Y77         FDRE                                         r  vga/vcount_reg[1]/C
                         clock pessimism              0.576    11.045    
                         clock uncertainty           -0.195    10.850    
    SLICE_X37Y77         FDRE (Setup_fdre_C_R)       -0.637    10.213    vga/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.856ns (20.241%)  route 3.373ns (79.759%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.468 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -0.917    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          1.312     0.852    vga/vcount_reg__0[4]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     0.976 f  vga/pix_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.681     1.656    vga/pix_r_OBUF[3]_inst_i_26_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.780 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.808     2.588    vga/vcount[9]_i_4_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.152     2.740 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.572     3.312    vga/vcount[9]_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  vga/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    10.468    vga/CLK
    SLICE_X37Y77         FDRE                                         r  vga/vcount_reg[2]/C
                         clock pessimism              0.576    11.045    
                         clock uncertainty           -0.195    10.850    
    SLICE_X37Y77         FDRE (Setup_fdre_C_R)       -0.637    10.213    vga/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.856ns (20.241%)  route 3.373ns (79.759%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.468 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -0.917    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          1.312     0.852    vga/vcount_reg__0[4]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     0.976 f  vga/pix_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.681     1.656    vga/pix_r_OBUF[3]_inst_i_26_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.780 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.808     2.588    vga/vcount[9]_i_4_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.152     2.740 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.572     3.312    vga/vcount[9]_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  vga/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    10.468    vga/CLK
    SLICE_X37Y77         FDRE                                         r  vga/vcount_reg[3]/C
                         clock pessimism              0.576    11.045    
                         clock uncertainty           -0.195    10.850    
    SLICE_X37Y77         FDRE (Setup_fdre_C_R)       -0.637    10.213    vga/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.856ns (20.241%)  route 3.373ns (79.759%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.468 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -0.917    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          1.312     0.852    vga/vcount_reg__0[4]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     0.976 f  vga/pix_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.681     1.656    vga/pix_r_OBUF[3]_inst_i_26_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.780 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.808     2.588    vga/vcount[9]_i_4_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.152     2.740 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.572     3.312    vga/vcount[9]_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  vga/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    10.468    vga/CLK
    SLICE_X37Y77         FDRE                                         r  vga/vcount_reg[6]/C
                         clock pessimism              0.576    11.045    
                         clock uncertainty           -0.195    10.850    
    SLICE_X37Y77         FDRE (Setup_fdre_C_R)       -0.637    10.213    vga/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.856ns (20.243%)  route 3.373ns (79.757%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.468 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -0.917    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          1.312     0.852    vga/vcount_reg__0[4]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     0.976 f  vga/pix_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.681     1.656    vga/pix_r_OBUF[3]_inst_i_26_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.780 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.808     2.588    vga/vcount[9]_i_4_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.152     2.740 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.572     3.312    vga/vcount[9]_i_1_n_0
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    10.468    vga/CLK
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[0]/C
                         clock pessimism              0.576    11.045    
                         clock uncertainty           -0.195    10.850    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.637    10.213    vga/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.856ns (20.243%)  route 3.373ns (79.757%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.468 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -0.917    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          1.312     0.852    vga/vcount_reg__0[4]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     0.976 f  vga/pix_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.681     1.656    vga/pix_r_OBUF[3]_inst_i_26_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.780 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.808     2.588    vga/vcount[9]_i_4_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.152     2.740 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.572     3.312    vga/vcount[9]_i_1_n_0
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    10.468    vga/CLK
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[8]/C
                         clock pessimism              0.576    11.045    
                         clock uncertainty           -0.195    10.850    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.637    10.213    vga/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.856ns (20.243%)  route 3.373ns (79.757%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.468 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -0.917    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          1.312     0.852    vga/vcount_reg__0[4]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     0.976 f  vga/pix_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.681     1.656    vga/pix_r_OBUF[3]_inst_i_26_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.780 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.808     2.588    vga/vcount[9]_i_4_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.152     2.740 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.572     3.312    vga/vcount[9]_i_1_n_0
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    10.468    vga/CLK
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.576    11.045    
                         clock uncertainty           -0.195    10.850    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.637    10.213    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.856ns (20.221%)  route 3.377ns (79.779%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.468 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -0.917    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          1.312     0.852    vga/vcount_reg__0[4]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     0.976 f  vga/pix_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.681     1.656    vga/pix_r_OBUF[3]_inst_i_26_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.780 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.808     2.588    vga/vcount[9]_i_4_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.152     2.740 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.576     3.317    vga/vcount[9]_i_1_n_0
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    10.468    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
                         clock pessimism              0.598    11.067    
                         clock uncertainty           -0.195    10.872    
    SLICE_X36Y77         FDRE (Setup_fdre_C_R)       -0.637    10.235    vga/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.856ns (20.221%)  route 3.377ns (79.779%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.468 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -0.917    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          1.312     0.852    vga/vcount_reg__0[4]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     0.976 f  vga/pix_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.681     1.656    vga/pix_r_OBUF[3]_inst_i_26_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.780 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.808     2.588    vga/vcount[9]_i_4_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.152     2.740 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.576     3.317    vga/vcount[9]_i_1_n_0
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    10.468    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[7]/C
                         clock pessimism              0.598    11.067    
                         clock uncertainty           -0.195    10.872    
    SLICE_X36Y77         FDRE (Setup_fdre_C_R)       -0.637    10.235    vga/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.856ns (20.982%)  route 3.224ns (79.018%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.467 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -0.917    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          1.312     0.852    vga/vcount_reg__0[4]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.124     0.976 f  vga/pix_r_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.681     1.656    vga/pix_r_OBUF[3]_inst_i_26_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.780 r  vga/vcount[9]_i_4/O
                         net (fo=1, routed)           0.808     2.588    vga/vcount[9]_i_4_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.152     2.740 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.423     3.163    vga/vcount[9]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  vga/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    10.467    vga/CLK
    SLICE_X37Y76         FDRE                                         r  vga/vcount_reg[5]/C
                         clock pessimism              0.576    11.044    
                         clock uncertainty           -0.195    10.849    
    SLICE_X37Y76         FDRE (Setup_fdre_C_R)       -0.637    10.212    vga/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  7.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.556    -0.608    vga/CLK
    SLICE_X39Y76         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          0.111    -0.356    vga/hcount_reg[0]
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.311 r  vga/curr_x[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.311    vga/curr_x01_in[0]
    SLICE_X38Y76         FDRE                                         r  vga/curr_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.825    -0.848    vga/CLK
    SLICE_X38Y76         FDRE                                         r  vga/curr_x_reg[0]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.120    -0.475    vga/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.738%)  route 0.167ns (47.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.556    -0.608    vga/CLK
    SLICE_X39Y76         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          0.167    -0.301    vga/hcount_reg[0]
    SLICE_X37Y75         LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  vga/curr_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga/curr_x01_in[5]
    SLICE_X37Y75         FDRE                                         r  vga/curr_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.825    -0.848    vga/CLK
    SLICE_X37Y75         FDRE                                         r  vga/curr_x_reg[5]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.091    -0.482    vga/curr_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.780%)  route 0.166ns (47.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.560    -0.604    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/vcount_reg[7]/Q
                         net (fo=9, routed)           0.166    -0.297    vga/vcount_reg__0[7]
    SLICE_X36Y78         LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  vga/curr_y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.252    vga/curr_y01_in[9]
    SLICE_X36Y78         FDRE                                         r  vga/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.829    -0.844    vga/CLK
    SLICE_X36Y78         FDRE                                         r  vga/curr_y_reg[9]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X36Y78         FDRE (Hold_fdre_C_D)         0.092    -0.498    vga/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.343%)  route 0.169ns (47.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.556    -0.608    vga/CLK
    SLICE_X39Y76         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          0.169    -0.298    vga/hcount_reg[0]
    SLICE_X39Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.253 r  vga/curr_x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga/curr_x01_in[4]
    SLICE_X39Y75         FDRE                                         r  vga/curr_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.824    -0.849    vga/CLK
    SLICE_X39Y75         FDRE                                         r  vga/curr_x_reg[4]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.091    -0.505    vga/curr_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.774%)  route 0.173ns (48.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.558    -0.606    vga/CLK
    SLICE_X36Y76         FDRE                                         r  vga/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  vga/hcount_reg[6]/Q
                         net (fo=11, routed)          0.173    -0.292    vga/hcount_reg[6]
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  vga/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.247    vga/p_0_in[10]
    SLICE_X35Y75         FDRE                                         r  vga/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.825    -0.848    vga/CLK
    SLICE_X35Y75         FDRE                                         r  vga/hcount_reg[10]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.091    -0.503    vga/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.560    -0.604    vga/CLK
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/vcount_reg[8]/Q
                         net (fo=8, routed)           0.180    -0.283    vga/vcount_reg__0[8]
    SLICE_X35Y77         LUT5 (Prop_lut5_I1_O)        0.042    -0.241 r  vga/vcount[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    vga/p_0_in__0[9]
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.828    -0.845    vga/CLK
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.107    -0.497    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.488%)  route 0.175ns (48.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.560    -0.604    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          0.175    -0.288    vga/vcount_reg__0[4]
    SLICE_X37Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  vga/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    vga/vcount[5]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  vga/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.826    -0.847    vga/CLK
    SLICE_X37Y76         FDRE                                         r  vga/vcount_reg[5]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.091    -0.502    vga/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.560    -0.604    vga/CLK
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/vcount_reg[8]/Q
                         net (fo=8, routed)           0.180    -0.283    vga/vcount_reg__0[8]
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.045    -0.238 r  vga/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    vga/p_0_in__0[8]
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.828    -0.845    vga/CLK
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[8]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.091    -0.513    vga/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vga/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.435%)  route 0.209ns (52.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.560    -0.604    vga/CLK
    SLICE_X35Y77         FDRE                                         r  vga/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/vcount_reg[0]/Q
                         net (fo=11, routed)          0.209    -0.254    vga/vcount_reg[0]
    SLICE_X36Y77         LUT5 (Prop_lut5_I3_O)        0.048    -0.206 r  vga/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga/p_0_in__0[4]
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.828    -0.845    vga/CLK
    SLICE_X36Y77         FDRE                                         r  vga/vcount_reg[4]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.105    -0.486    vga/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.601%)  route 0.168ns (47.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.556    -0.608    vga/CLK
    SLICE_X39Y76         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          0.111    -0.356    vga/hcount_reg[0]
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.311 r  vga/curr_x[0]_i_1/O
                         net (fo=2, routed)           0.056    -0.255    vga/curr_x01_in[0]
    SLICE_X39Y76         FDRE                                         r  vga/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.825    -0.848    vga/CLK
    SLICE_X39Y76         FDRE                                         r  vga/hcount_reg[0]/C
                         clock pessimism              0.240    -0.608    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.070    -0.538    vga/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.992 }
Period(ns):         11.983
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.983      9.828      BUFGCTRL_X0Y16   clock_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.983      10.734     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X38Y76     vga/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X36Y75     vga/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X41Y75     vga/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X41Y75     vga/curr_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X38Y76     vga/curr_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X39Y75     vga/curr_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X37Y75     vga/curr_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X36Y75     vga/curr_x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.983      201.377    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y78     vga/curr_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y78     vga/curr_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X37Y78     vga/curr_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X37Y78     vga/curr_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y78     vga/curr_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X36Y78     vga/curr_y_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X36Y78     vga/curr_y_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X36Y78     vga/curr_y_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X36Y75     vga/curr_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X41Y75     vga/curr_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y76     vga/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y76     vga/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X36Y75     vga/curr_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X41Y75     vga/curr_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X41Y75     vga/curr_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y76     vga/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y76     vga/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X39Y75     vga/curr_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X37Y75     vga/curr_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X36Y75     vga/curr_x_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      207.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             207.348ns  (required time - arrival time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.828ns (24.067%)  route 2.612ns (75.933%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 210.055 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.625    -0.915    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.820     0.362    logclk_reg__0[7]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     0.486 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.444     0.930    logclk[0]_i_6_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     1.054 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.471    logclk[0]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.595 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.931     2.526    logclk[0]_i_1_n_0
    SLICE_X53Y98         FDRE                                         r  logclk_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505   210.055    prelogclk
    SLICE_X53Y98         FDRE                                         r  logclk_reg[16]/C
                         clock pessimism              0.576   210.632    
                         clock uncertainty           -0.329   210.303    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429   209.874    logclk_reg[16]
  -------------------------------------------------------------------
                         required time                        209.874    
                         arrival time                          -2.526    
  -------------------------------------------------------------------
                         slack                                207.348    

Slack (MET) :             207.352ns  (required time - arrival time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.105%)  route 2.607ns (75.895%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.625    -0.915    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.820     0.362    logclk_reg__0[7]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     0.486 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.444     0.930    logclk[0]_i_6_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     1.054 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.471    logclk[0]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.595 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.926     2.520    logclk[0]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  logclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X53Y94         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                207.352    

Slack (MET) :             207.352ns  (required time - arrival time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.105%)  route 2.607ns (75.895%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.625    -0.915    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.820     0.362    logclk_reg__0[7]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     0.486 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.444     0.930    logclk[0]_i_6_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     1.054 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.471    logclk[0]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.595 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.926     2.520    logclk[0]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  logclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X53Y94         FDRE                                         r  logclk_reg[1]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[1]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                207.352    

Slack (MET) :             207.352ns  (required time - arrival time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.105%)  route 2.607ns (75.895%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.625    -0.915    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.820     0.362    logclk_reg__0[7]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     0.486 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.444     0.930    logclk[0]_i_6_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     1.054 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.471    logclk[0]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.595 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.926     2.520    logclk[0]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  logclk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X53Y94         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                207.352    

Slack (MET) :             207.352ns  (required time - arrival time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.105%)  route 2.607ns (75.895%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.625    -0.915    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.820     0.362    logclk_reg__0[7]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     0.486 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.444     0.930    logclk[0]_i_6_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     1.054 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.471    logclk[0]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.595 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.926     2.520    logclk[0]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  logclk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X53Y94         FDRE                                         r  logclk_reg[3]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[3]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                207.352    

Slack (MET) :             207.486ns  (required time - arrival time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.828ns (25.076%)  route 2.474ns (74.924%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 210.055 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.625    -0.915    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.820     0.362    logclk_reg__0[7]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     0.486 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.444     0.930    logclk[0]_i_6_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     1.054 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.471    logclk[0]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.595 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.793     2.387    logclk[0]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  logclk_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505   210.055    prelogclk
    SLICE_X53Y97         FDRE                                         r  logclk_reg[12]/C
                         clock pessimism              0.576   210.632    
                         clock uncertainty           -0.329   210.303    
    SLICE_X53Y97         FDRE (Setup_fdre_C_R)       -0.429   209.874    logclk_reg[12]
  -------------------------------------------------------------------
                         required time                        209.874    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                207.486    

Slack (MET) :             207.486ns  (required time - arrival time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.828ns (25.076%)  route 2.474ns (74.924%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 210.055 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.625    -0.915    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.820     0.362    logclk_reg__0[7]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     0.486 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.444     0.930    logclk[0]_i_6_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     1.054 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.471    logclk[0]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.595 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.793     2.387    logclk[0]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  logclk_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505   210.055    prelogclk
    SLICE_X53Y97         FDRE                                         r  logclk_reg[13]/C
                         clock pessimism              0.576   210.632    
                         clock uncertainty           -0.329   210.303    
    SLICE_X53Y97         FDRE (Setup_fdre_C_R)       -0.429   209.874    logclk_reg[13]
  -------------------------------------------------------------------
                         required time                        209.874    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                207.486    

Slack (MET) :             207.486ns  (required time - arrival time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.828ns (25.076%)  route 2.474ns (74.924%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 210.055 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.625    -0.915    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.820     0.362    logclk_reg__0[7]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     0.486 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.444     0.930    logclk[0]_i_6_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     1.054 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.471    logclk[0]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.595 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.793     2.387    logclk[0]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  logclk_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505   210.055    prelogclk
    SLICE_X53Y97         FDRE                                         r  logclk_reg[14]/C
                         clock pessimism              0.576   210.632    
                         clock uncertainty           -0.329   210.303    
    SLICE_X53Y97         FDRE (Setup_fdre_C_R)       -0.429   209.874    logclk_reg[14]
  -------------------------------------------------------------------
                         required time                        209.874    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                207.486    

Slack (MET) :             207.486ns  (required time - arrival time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.828ns (25.076%)  route 2.474ns (74.924%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 210.055 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.625    -0.915    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.820     0.362    logclk_reg__0[7]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     0.486 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.444     0.930    logclk[0]_i_6_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     1.054 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.471    logclk[0]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.595 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.793     2.387    logclk[0]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  logclk_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.505   210.055    prelogclk
    SLICE_X53Y97         FDRE                                         r  logclk_reg[15]/C
                         clock pessimism              0.576   210.632    
                         clock uncertainty           -0.329   210.303    
    SLICE_X53Y97         FDRE (Setup_fdre_C_R)       -0.429   209.874    logclk_reg[15]
  -------------------------------------------------------------------
                         required time                        209.874    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                207.486    

Slack (MET) :             207.513ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.828ns (25.287%)  route 2.446ns (74.713%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 210.054 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.625    -0.915    prelogclk
    SLICE_X53Y94         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.828     0.369    logclk_reg__0[3]
    SLICE_X52Y95         LUT4 (Prop_lut4_I2_O)        0.124     0.493 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.417     0.910    logclk[0]_i_5_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.034 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.451    logclk[0]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.575 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.785     2.360    logclk[0]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  logclk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.504   210.054    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[4]/C
                         clock pessimism              0.576   210.631    
                         clock uncertainty           -0.329   210.302    
    SLICE_X53Y95         FDRE (Setup_fdre_C_R)       -0.429   209.873    logclk_reg[4]
  -------------------------------------------------------------------
                         required time                        209.873    
                         arrival time                          -2.360    
  -------------------------------------------------------------------
                         slack                                207.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 logclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X53Y94         FDRE                                         r  logclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.350    logclk_reg_n_0_[2]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.239 r  logclk_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.239    logclk_reg[0]_i_2_n_5
    SLICE_X53Y94         FDRE                                         r  logclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X53Y94         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 logclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X53Y96         FDRE                                         r  logclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.342    logclk_reg__0[11]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  logclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    logclk_reg[8]_i_1_n_4
    SLICE_X53Y96         FDRE                                         r  logclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X53Y96         FDRE                                         r  logclk_reg[11]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 logclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565    -0.599    prelogclk
    SLICE_X53Y97         FDRE                                         r  logclk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  logclk_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.339    logclk_reg__0[15]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  logclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    logclk_reg[12]_i_1_n_4
    SLICE_X53Y97         FDRE                                         r  logclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    prelogclk
    SLICE_X53Y97         FDRE                                         r  logclk_reg[15]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105    -0.494    logclk_reg[15]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X53Y94         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.339    logclk_reg__0[3]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  logclk_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.231    logclk_reg[0]_i_2_n_4
    SLICE_X53Y94         FDRE                                         r  logclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X53Y94         FDRE                                         r  logclk_reg[3]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.339    logclk_reg__0[7]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  logclk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    logclk_reg[4]_i_1_n_4
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[7]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.343    logclk_reg__0[4]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.228 r  logclk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.228    logclk_reg[4]_i_1_n_7
    SLICE_X53Y95         FDRE                                         r  logclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[4]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X53Y96         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.343    logclk_reg__0[8]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.228 r  logclk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.228    logclk_reg[8]_i_1_n_7
    SLICE_X53Y96         FDRE                                         r  logclk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X53Y96         FDRE                                         r  logclk_reg[8]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X53Y96         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.339    logclk_reg__0[10]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.228 r  logclk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.228    logclk_reg[8]_i_1_n_5
    SLICE_X53Y96         FDRE                                         r  logclk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X53Y96         FDRE                                         r  logclk_reg[10]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.339    logclk_reg__0[6]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.228 r  logclk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.228    logclk_reg[4]_i_1_n_5
    SLICE_X53Y95         FDRE                                         r  logclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X53Y95         FDRE                                         r  logclk_reg[6]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565    -0.599    prelogclk
    SLICE_X53Y97         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.337    logclk_reg__0[14]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.226 r  logclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.226    logclk_reg[12]_i_1_n_5
    SLICE_X53Y97         FDRE                                         r  logclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    prelogclk
    SLICE_X53Y97         FDRE                                         r  logclk_reg[14]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105    -0.494    logclk_reg[14]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 105.785 }
Period(ns):         211.570
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         211.570     209.415    BUFGCTRL_X0Y17   clock_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         211.570     210.321    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X53Y96     logclk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X53Y96     logclk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X53Y97     logclk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X53Y97     logclk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X53Y97     logclk_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X53Y97     logclk_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X53Y98     logclk_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X53Y94     logclk_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       211.570     1.790      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y96     logclk_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y96     logclk_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y98     logclk_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y96     logclk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y96     logclk_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y96     logclk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y96     logclk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X53Y97     logclk_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



