{"vcs1":{"timestamp_begin":1741866734.984400073, "rt":7.17, "ut":6.84, "st":0.27}}
{"vcselab":{"timestamp_begin":1741866742.243794982, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741866742.589417198, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741866734.671010364}
{"VCS_COMP_START_TIME": 1741866734.671010364}
{"VCS_COMP_END_TIME": 1741866742.947760695}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 375008}}
{"vcselab": {"peak_mem": 174724}}
