"""ST-Link/V2 driver
"""

import logging as _logging
from swd.stlinkcom import StlinkCom as _StlinkCom


class StlinkException(Exception):
    """Stlink general exception"""


class Stlink:
    """ST-Link class"""

    class _Cmd:  # pylint: disable=R0903
        """Stlink commands"""
        GET_VERSION = 0xf1
        GET_CURRENT_MODE = 0xf5
        GET_TARGET_VOLTAGE = 0xf7
        GET_VERSION_EX = 0xfb  # for V3

        class Mode:
            """Stlink commands"""
            DFU = 0x00
            MASS = 0x01
            DEBUG = 0x02
            SWIM = 0x03
            BOOTLOADER = 0x04

        class Dfu:
            """Stlink commands"""
            EXIT = 0x07
            COMMAND = 0xf3

        class Swim:
            """Stlink commands"""
            ENTER = 0x00
            EXIT = 0x01
            COMMAND = 0xf4

        class Debug:
            """Stlink commands"""
            ENTER_JTAG = 0x00
            STATUS = 0x01
            FORCEDEBUG = 0x02
            READMEM_32BIT = 0x07
            WRITEMEM_32BIT = 0x08
            RUNCORE = 0x09
            STEPCORE = 0x0a
            READMEM_8BIT = 0x0c
            WRITEMEM_8BIT = 0x0d
            EXIT = 0x21
            READCOREID = 0x22
            SYNC = 0x3e
            ENTER_SWD = 0xa3
            COMMAND = 0xf2

            class Apiv1:
                """Stlink commands"""
                RESETSYS = 0x03
                READALLREGS = 0x04
                READREG = 0x05
                WRITEREG = 0x06
                SETFP = 0x0b
                CLEARFP = 0x0e
                WRITEDEBUGREG = 0x0f
                SETWATCHPOINT = 0x10
                ENTER = 0x20

            class Apiv2:
                """Stlink commands"""
                NRST_LOW = 0x00
                NRST_HIGH = 0x01
                NRST_PULSE = 0x02
                ENTER = 0x30
                READ_IDCODES = 0x31
                RESETSYS = 0x32
                READREG = 0x33
                WRITEREG = 0x34
                WRITEDEBUGREG = 0x35
                READDEBUGREG = 0x36
                READALLREGS = 0x3a
                GETLASTRWSTAT = 0x3b
                DRIVE_NRST = 0x3c
                START_TRACE_RX = 0x40
                STOP_TRACE_RX = 0x41
                GET_TRACE_NB = 0x42
                SWD_SET_FREQ = 0x43
                READMEM_16BIT = 0x47
                WRITEMEM_16BIT = 0x48

            class Apiv3:
                """Stlink commands"""
                SET_COM_FREQ = 0x61
                GET_COM_FREQ = 0x62

    _SWD_FREQ = (
        (4000000, 0, ),
        (1800000, 1, ),   # default
        (1200000, 2, ),
        (950000, 3, ),
        (480000, 7, ),
        (240000, 15, ),
        (125000, 31, ),
        (100000, 40, ),
        (50000, 79, ),
        (25000, 158, ),
        # 16-bit number is not currently supported
        # (15000, 265, ),
        # (5000, 798, ),
    )

    _STLINK_MAXIMUM_8BIT_DATA = 64

    class StlinkVersion:
        """ST-Link version holder class"""
        def __init__(self, version):
            self._stlink = version.get('stlink')
            self._jtag = version.get('jtag')
            self._swim = version.get('swim')
            self._mass = version.get('mass')
            self._api = version.get('api')
            self._bridge = version.get('bridge')
            self._str = f"ST-Link/{version.get('drv')}"
            self._str += f" V{self._stlink}"
            if self._jtag:
                self._str += f"J{self._jtag}"
            if self._swim:
                self._str += f"S{self._swim}"
            if self._mass:
                self._str += f"M{self._mass}"
            if self._bridge:
                self._str += f"B{self._bridge}"

        def __str__(self):
            """String representation"""
            return self._str

        @property
        def stlink(self):
            """Major version"""
            return self._stlink

        @property
        def jtag(self):
            """Jtag version"""
            return self._jtag

        @property
        def swim(self):
            """SWIM version"""
            return self._swim

        @property
        def mass(self):
            """Mass storage version"""
            return self._mass

        @property
        def bridge(self):
            """Bridge version"""
            return self._bridge

        @property
        def api(self):
            """API version"""
            return self._api

        @property
        def str(self):
            """String representation"""
            return self._str

    def __init__(self, swd_frequency=1800000, com=None, serial_no=''):
        if com is None:
            # default com driver is StlinkCom
            com = _StlinkCom(serial_no)
        self._com = com
        self._version = self._read_version()
        self._leave_state()
        self._set_swd_freq(swd_frequency)
        self._enter_debug_swd()

    @property
    def maximum_8bit_data(self):
        return self._STLINK_MAXIMUM_8BIT_DATA

    @property
    def maximum_16bit_data(self):
        return self._com.STLINK_MAXIMUM_TRANSFER_SIZE

    @property
    def maximum_32bit_data(self):
        return self._com.STLINK_MAXIMUM_TRANSFER_SIZE

    def _read_version(self):
        res = self._com.xfer([Stlink._Cmd.GET_VERSION, 0x80], rx_length=6)
        ver = int.from_bytes(res[:2], byteorder='big')
        ver_stlink = (ver >> 12) & 0xf
        version = {
            'stlink': ver_stlink,
            'drv': self._com.version,
        }
        if ver_stlink == 2:
            version['jtag'] = (ver >> 6) & 0x3f
            version['api'] = 1 if version['jtag'] <= 11 else 2
            if self._com.version == 'V2':
                version['swim'] = ver & 0x3f
            elif self._com.version == 'V2-1':
                version['mass'] = ver & 0x3f
        elif ver_stlink == 3:
            ver_ex = self._com.xfer(
                [Stlink._Cmd.GET_VERSION_EX, 0x80],
                rx_length=16)
            version['api'] = 3
            version['swim'] = int(ver_ex[1])
            version['jtag'] = int(ver_ex[2])
            version['mass'] = int(ver_ex[3])
            version['bridge'] = int(ver_ex[4])
        return Stlink.StlinkVersion(version)

    def _leave_state(self):
        res = self._com.xfer([Stlink._Cmd.GET_CURRENT_MODE], rx_length=2)
        if res[0] == Stlink._Cmd.Mode.DFU:
            self._com.xfer([Stlink._Cmd.Dfu.COMMAND, Stlink._Cmd.Dfu.EXIT])
        elif res[0] == Stlink._Cmd.Mode.DEBUG:
            self._com.xfer([Stlink._Cmd.Debug.COMMAND, Stlink._Cmd.Debug.EXIT])
        elif res[0] == Stlink._Cmd.Mode.SWIM:
            self._com.xfer([Stlink._Cmd.Swim.COMMAND, Stlink._Cmd.Swim.EXIT])

    def _set_swd_freq(self, swd_frequency):
        if self._version.stlink == 2:
            if self._version.jtag >= 22:
                self._set_swd_freq_v2(swd_frequency)
        if self._version.stlink == 3:
            self._set_swd_freq_v3(swd_frequency)

    def _set_swd_freq_v2(self, swd_frequency):
        for freq, data in Stlink._SWD_FREQ:
            if swd_frequency >= freq:
                cmd = [
                    Stlink._Cmd.Debug.COMMAND,
                    Stlink._Cmd.Debug.Apiv2.SWD_SET_FREQ,
                    data]
                res = self._com.xfer(cmd, rx_length=2)
                if res[0] != 0x80:
                    raise StlinkException("Error switching SWD frequency")
                return
        raise StlinkException("Selected SWD frequency is too low")

    def _set_swd_freq_v3(self, swd_frequency):
        res = self._com.xfer([
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.Apiv3.GET_COM_FREQ,
            0], rx_length=52)
        i = 0
        freq_khz = 0
        while i < res[8]:
            freq_khz = int.from_bytes(
                res[12 + 4 * i: 15 + 4 * i],
                byteorder='little')
            if swd_frequency // 1000 >= freq_khz:
                break
            i = i + 1
        _logging.info(
            f"Using {freq_khz} khz for {swd_frequency // 1000} kHz requested")
        if i == res[8]:
            raise StlinkException("Requested SWD frequency is too low")
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.Apiv3.SET_COM_FREQ,
            0x00, 0x00]
        cmd.extend(list(freq_khz.to_bytes(4, byteorder='little')))
        res = self._com.xfer(cmd, rx_length=2)
        if res[0] != 0x80:
            raise StlinkException("Error switching SWD frequency")

    def _enter_debug_swd(self):
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.Apiv2.ENTER,
            Stlink._Cmd.Debug.ENTER_SWD]
        self._com.xfer(cmd, rx_length=2)

    def get_version(self):
        """Get ST-Link debugger version

        Return:
            instance of StlinkVersion
        """
        return self._version

    def get_target_voltage(self):
        """Get target voltage from debugger

        Return:
            measured voltage
        """
        res = self._com.xfer([Stlink._Cmd.GET_TARGET_VOLTAGE], rx_length=8)
        an0 = int.from_bytes(res[:4], byteorder='little')
        an1 = int.from_bytes(res[4:8], byteorder='little')
        return round(2 * an1 * 1.2 / an0, 2) if an0 != 0 else None

    def get_idcode(self):
        """Get core ID from MCU

        Return:
            32 bit number
        """
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.Apiv2.READ_IDCODES]
        res = self._com.xfer(cmd, rx_length=12)
        idcode = int.from_bytes(res[4:8], byteorder='little')
        if idcode == 0:
            raise StlinkException("No IDCODE, probably MCU is not connected")
        return idcode

    def get_reg(self, register):
        """Get core register

        Read 32 bit CPU core register (e.g. R0, R1, ...)
        Register ID depends on architecture.
        (MCU must be halted to access core register)

        Arguments:
            register: register ID

        Return:
            32 bit number
        """
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.Apiv2.READREG,
            register]
        res = self._com.xfer(cmd, rx_length=8)
        return int.from_bytes(res[4:8], byteorder='little')

    def get_reg_all(self):
        """Get all core registers

        Read all 32 bit CPU core registers (R0, R1, ...)
        Order of registers depends on architecture.
        (MCU must be halted to access core registers)

        Return:
            list of 32 bit numbers
        """
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.Apiv2.READALLREGS]
        res = self._com.xfer(cmd, rx_length=88)
        data = []
        for index in range(4, len(res), 4):
            data.append(
                int.from_bytes(res[index:index + 4], byteorder='little'))
        return data

    def set_reg(self, register, data):
        """Set core register

        Write 32 bit CPU core register (e.g. R0, R1, ...)       R
        Register ID depends on architecture.
        (MCU must be halted to access core register)

        Arguments:
            register: register ID
            data: 32 bit number
        """
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.Apiv2.WRITEREG,
            register]
        cmd.extend(list(data.to_bytes(4, byteorder='little')))
        self._com.xfer(cmd, rx_length=2)

    def get_mem32(self, address):
        """Get 32 bit memory register with 32 bit memory access.

        Address must be aligned to 4 Bytes.

        Arguments:
            address: address in memory

        Return:
            return 32 bit number
        """
        if address % 4:
            raise StlinkException('Address is not aligned to 4 Bytes')
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.Apiv2.READDEBUGREG]
        cmd.extend(list(address.to_bytes(4, byteorder='little')))
        res = self._com.xfer(cmd, rx_length=8)
        return int.from_bytes(res[4:8], byteorder='little')

    def set_mem32(self, address, data):
        """Set 32 bit memory register with 32 bit memory access.

        Address must be aligned to 4 Bytes.

        Arguments:
            address: address in memory
            data: 32 bit number
        """
        if address % 4:
            raise StlinkException('Address is not aligned to 4 Bytes')
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.Apiv2.WRITEDEBUGREG]
        cmd.extend(list(address.to_bytes(4, byteorder='little')))
        cmd.extend(list(data.to_bytes(4, byteorder='little')))
        self._com.xfer(cmd, rx_length=2)

    def read_mem8(self, address, size):
        """Read data from memory with 8 bit memory access.

        Maximum number of bytes for read can be 64.

        Arguments:
            address: address in memory
            size: number of bytes to read from memory

        Return:
            list of read data
        """
        if size > self.maximum_8bit_data:
            raise StlinkException(
                'Too many Bytes to read (maximum is %d Bytes)'
                % self.maximum_8bit_data)
        cmd = [Stlink._Cmd.Debug.COMMAND, Stlink._Cmd.Debug.READMEM_8BIT]
        cmd.extend(list(address.to_bytes(4, byteorder='little')))
        cmd.extend(list(size.to_bytes(4, byteorder='little')))
        return self._com.xfer(cmd, rx_length=size)

    def write_mem8(self, address, data):
        """Write data into memory with 8 bit memory access.

        Maximum number of bytes for one write can be 64.

        Arguments:
            address: address in memory
            data: list of bytes to write into memory
        """
        if len(data) > self.maximum_8bit_data:
            raise StlinkException(
                'Too many Bytes to write (maximum is %d Bytes)'
                % self.maximum_8bit_data)
        cmd = [Stlink._Cmd.Debug.COMMAND, Stlink._Cmd.Debug.WRITEMEM_8BIT]
        cmd.extend(list(address.to_bytes(4, byteorder='little')))
        cmd.extend(list(len(data).to_bytes(4, byteorder='little')))
        self._com.xfer(cmd, data=data)

    def read_mem16(self, address, size):
        """Read data from memory with 16 bit memory access.

        Maximum number of bytes for one read can be 1024.
        Address and size must be aligned to 2 Bytes.

        Arguments:
            address: address in memory
            size: number of bytes to read from memory

        Return:
            list of read data
        """
        if address % 2:
            raise StlinkException('Address is not aligned to 2 Bytes')
        if size % 2:
            raise StlinkException('Size is not aligned to 2 Bytes')
        if size > self.maximum_16bit_data:
            raise StlinkException(
                'Too many Bytes to read (maximum is %d Bytes)'
                % self.maximum_16bit_data)
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.Apiv2.READMEM_16BIT]
        cmd.extend(list(address.to_bytes(4, byteorder='little')))
        cmd.extend(list(size.to_bytes(4, byteorder='little')))
        return self._com.xfer(cmd, rx_length=size)

    def write_mem16(self, address, data):
        """Write data into memory with 16 bit memory access.

        Maximum number of bytes for one write can be 1024.
        Address and number of bytes must be aligned to 2 Bytes.

        Arguments:
            address: address in memory
            data: list of bytes to write into memory
        """
        if address % 2:
            raise StlinkException('Address is not aligned to 2 Bytes')
        if len(data) % 2:
            raise StlinkException('Size is not aligned to 2 Bytes')
        if len(data) > self.maximum_16bit_data:
            raise StlinkException(
                'Too many Bytes to write (maximum is %d Bytes)'
                % self.maximum_16bit_data)
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.Apiv2.WRITEMEM_16BIT]
        cmd.extend(list(address.to_bytes(4, byteorder='little')))
        cmd.extend(list(len(data).to_bytes(4, byteorder='little')))
        self._com.xfer(cmd, data=data)

    def read_mem32(self, address, size):
        """Read data from memory with 32 bit memory access.

        Maximum number of bytes for one read can be 1024.
        Address and size must be aligned to 4 Bytes.

        Arguments:
            address: address in memory
            size: number of bytes to read from memory

        Return:
            list of read data
        """
        if address % 4:
            raise StlinkException('Address is not aligned to 4 Bytes')
        if size % 4:
            raise StlinkException('Size is not aligned to 4 Bytes')
        if size > self.maximum_32bit_data:
            raise StlinkException(
                'Too many Bytes to read (maximum is %d Bytes)'
                % self.maximum_32bit_data)
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.READMEM_32BIT]
        cmd.extend(list(address.to_bytes(4, byteorder='little')))
        cmd.extend(list(size.to_bytes(4, byteorder='little')))
        return self._com.xfer(cmd, rx_length=size)

    def write_mem32(self, address, data):
        """Write data into memory with 32 bit memory access.

        Maximum number of bytes for one write can be 1024.
        Address and number of bytes must be aligned to 4 Bytes.

        Arguments:
            address: address in memory
            data: list of bytes to write into memory
        """
        if address % 4:
            raise StlinkException('Address is not aligned to 4 Bytes')
        if len(data) % 4:
            raise StlinkException('Size is not aligned to 4 Bytes')
        if len(data) > self.maximum_32bit_data:
            raise StlinkException(
                'Too many Bytes to write (maximum is %d Bytes)'
                % self.maximum_32bit_data)
        cmd = [
            Stlink._Cmd.Debug.COMMAND,
            Stlink._Cmd.Debug.WRITEMEM_32BIT]
        cmd.extend(list(address.to_bytes(4, byteorder='little')))
        cmd.extend(list(len(data).to_bytes(4, byteorder='little')))
        self._com.xfer(cmd, data=data)
