16:50:26 INFO  : Registering command handlers for SDK TCF services
16:50:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
16:50:29 INFO  : XSCT server has started successfully.
16:50:30 INFO  : Successfully done setting XSCT server connection channel  
16:50:30 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
16:50:30 INFO  : Successfully done setting SDK workspace  
17:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:40 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:59 INFO  : 'fpga -state' command is executed.
17:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:59 INFO  : 'jtag frequency' command is executed.
17:55:59 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:59 INFO  : Context for 'APU' is selected.
17:55:59 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:59 INFO  : Context for 'APU' is selected.
17:55:59 INFO  : 'stop' command is executed.
17:55:59 INFO  : 'ps7_init' command is executed.
17:55:59 INFO  : 'ps7_post_config' command is executed.
17:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:00 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:00 INFO  : Memory regions updated for context APU
17:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:00 INFO  : 'con' command is executed.
17:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:00 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
17:57:42 INFO  : Disconnected from the channel tcfchan#1.
20:22:44 INFO  : Registering command handlers for SDK TCF services
20:22:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
20:22:49 INFO  : XSCT server has started successfully.
20:22:50 INFO  : Successfully done setting XSCT server connection channel  
20:22:50 INFO  : Successfully done setting SDK workspace  
20:22:50 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
20:22:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:23:26 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:23:46 INFO  : 'fpga -state' command is executed.
21:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:23:46 INFO  : 'jtag frequency' command is executed.
21:23:46 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:46 INFO  : Context for 'APU' is selected.
21:23:46 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:46 INFO  : Context for 'APU' is selected.
21:23:46 INFO  : 'stop' command is executed.
21:23:47 INFO  : 'ps7_init' command is executed.
21:23:47 INFO  : 'ps7_post_config' command is executed.
21:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:47 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:47 INFO  : Memory regions updated for context APU
21:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:48 INFO  : 'con' command is executed.
21:23:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:23:48 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:24:59 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:25:06 INFO  : Disconnected from the channel tcfchan#1.
21:25:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:25:07 INFO  : 'fpga -state' command is executed.
21:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:25:07 INFO  : 'jtag frequency' command is executed.
21:25:08 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:08 INFO  : Context for 'APU' is selected.
21:25:10 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:25:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:10 INFO  : Context for 'APU' is selected.
21:25:10 INFO  : 'stop' command is executed.
21:25:10 INFO  : 'ps7_init' command is executed.
21:25:10 INFO  : 'ps7_post_config' command is executed.
21:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:11 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:11 INFO  : Memory regions updated for context APU
21:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:11 INFO  : 'con' command is executed.
21:25:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:25:11 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:26:04 INFO  : Disconnected from the channel tcfchan#2.
21:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:05 INFO  : 'fpga -state' command is executed.
21:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:06 INFO  : 'jtag frequency' command is executed.
21:26:06 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:06 INFO  : Context for 'APU' is selected.
21:26:08 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:08 INFO  : Context for 'APU' is selected.
21:26:08 INFO  : 'stop' command is executed.
21:26:08 INFO  : 'ps7_init' command is executed.
21:26:08 INFO  : 'ps7_post_config' command is executed.
21:26:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:09 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:09 INFO  : Memory regions updated for context APU
21:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:09 INFO  : 'con' command is executed.
21:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:09 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:29:45 INFO  : Disconnected from the channel tcfchan#3.
21:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:46 INFO  : 'fpga -state' command is executed.
21:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:47 INFO  : 'jtag frequency' command is executed.
21:29:47 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:47 INFO  : Context for 'APU' is selected.
21:29:49 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:49 INFO  : Context for 'APU' is selected.
21:29:49 INFO  : 'stop' command is executed.
21:29:51 INFO  : 'ps7_init' command is executed.
21:29:51 INFO  : 'ps7_post_config' command is executed.
21:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:53 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
21:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
----------------End of Script----------------

21:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:12 ERROR : fpga configuration failed. DONE PIN is not HIGH
21:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:27 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:33 INFO  : 'fpga -state' command is executed.
21:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:30:34 INFO  : 'jtag frequency' command is executed.
21:30:34 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:34 INFO  : Context for 'APU' is selected.
21:30:34 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:34 INFO  : Context for 'APU' is selected.
21:30:34 INFO  : 'stop' command is executed.
21:30:34 INFO  : 'ps7_init' command is executed.
21:30:34 INFO  : 'ps7_post_config' command is executed.
21:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:35 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:35 INFO  : Memory regions updated for context APU
21:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:35 INFO  : 'con' command is executed.
21:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:30:35 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:31:39 INFO  : Disconnected from the channel tcfchan#4.
21:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:31:40 INFO  : 'fpga -state' command is executed.
21:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:31:41 INFO  : 'jtag frequency' command is executed.
21:31:41 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:41 INFO  : Context for 'APU' is selected.
21:31:43 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:43 INFO  : Context for 'APU' is selected.
21:31:43 INFO  : 'stop' command is executed.
21:31:44 INFO  : 'ps7_init' command is executed.
21:31:44 INFO  : 'ps7_post_config' command is executed.
21:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:44 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:44 INFO  : Memory regions updated for context APU
21:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:44 INFO  : 'con' command is executed.
21:31:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:31:44 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:32:19 INFO  : Disconnected from the channel tcfchan#5.
21:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:32:22 INFO  : 'fpga -state' command is executed.
21:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:22 INFO  : 'jtag frequency' command is executed.
21:32:22 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:22 INFO  : Context for 'APU' is selected.
21:32:25 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:32:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:25 INFO  : Context for 'APU' is selected.
21:32:25 INFO  : 'stop' command is executed.
21:32:25 INFO  : 'ps7_init' command is executed.
21:32:25 INFO  : 'ps7_post_config' command is executed.
21:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:26 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:26 INFO  : Memory regions updated for context APU
21:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:26 INFO  : 'con' command is executed.
21:32:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:32:26 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:46:32 INFO  : Disconnected from the channel tcfchan#6.
21:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:34 INFO  : 'fpga -state' command is executed.
21:46:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:35 INFO  : 'jtag frequency' command is executed.
21:46:35 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:35 INFO  : Context for 'APU' is selected.
21:46:38 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:38 INFO  : Context for 'APU' is selected.
21:46:38 INFO  : 'stop' command is executed.
21:46:39 INFO  : 'ps7_init' command is executed.
21:46:39 INFO  : 'ps7_post_config' command is executed.
21:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:42 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
21:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
----------------End of Script----------------

21:46:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:55 ERROR : fpga configuration failed. DONE PIN is not HIGH
21:47:29 INFO  : Apm configuration has been updated and stored to 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\design_1_wrapper_hw_platform_0\apmconfigs\apm_default.json' for the project 'design_1_wrapper_hw_platform_0'
21:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:39 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:46 INFO  : 'fpga -state' command is executed.
21:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:46 INFO  : 'jtag frequency' command is executed.
21:47:46 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:46 INFO  : Context for 'APU' is selected.
21:47:46 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:47 INFO  : Context for 'APU' is selected.
21:47:47 INFO  : 'stop' command is executed.
21:47:47 INFO  : 'ps7_init' command is executed.
21:47:47 INFO  : 'ps7_post_config' command is executed.
21:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:47 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:47 INFO  : Memory regions updated for context APU
21:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:48 INFO  : 'con' command is executed.
21:47:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:47:48 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:58:01 INFO  : Disconnected from the channel tcfchan#7.
21:58:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:02 INFO  : 'fpga -state' command is executed.
21:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:58:02 INFO  : 'jtag frequency' command is executed.
21:58:02 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:02 INFO  : Context for 'APU' is selected.
21:58:05 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:05 INFO  : Context for 'APU' is selected.
21:58:05 INFO  : 'stop' command is executed.
21:58:05 INFO  : 'ps7_init' command is executed.
21:58:05 INFO  : 'ps7_post_config' command is executed.
21:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:06 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:06 INFO  : Memory regions updated for context APU
21:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:06 INFO  : 'con' command is executed.
21:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:58:06 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
22:00:29 INFO  : Disconnected from the channel tcfchan#8.
22:00:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:00:30 INFO  : 'fpga -state' command is executed.
22:00:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:00:30 INFO  : 'jtag frequency' command is executed.
22:00:30 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:30 INFO  : Context for 'APU' is selected.
22:00:32 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:32 INFO  : Context for 'APU' is selected.
22:00:32 INFO  : 'stop' command is executed.
22:00:33 INFO  : 'ps7_init' command is executed.
22:00:33 INFO  : 'ps7_post_config' command is executed.
22:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:33 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:33 INFO  : Memory regions updated for context APU
22:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:33 INFO  : 'con' command is executed.
22:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:33 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
22:18:06 INFO  : Disconnected from the channel tcfchan#9.
