#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec  6 17:20:37 2022
# Process ID: 3668
# Current directory: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8508 C:\Users\tyler\Documents\GitHub\EECE251_FinalProject_VerilogModules\LatestVivadoTest\LatestVivadoTest.xpr
# Log file: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/vivado.log
# Journal file: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest\vivado.jou
# Running On: Tyler_Thinkpad, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 14, Host memory: 16830 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1486.352 ; gain = 264.203
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CalculatorSource
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-6901] identifier 'q' is used before its declaration [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/anode_clock.v:15]
WARNING: [Synth 8-6901] identifier 'q' is used before its declaration [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/anode_clock.v:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2242.504 ; gain = 382.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CalculatorSource' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSource.v:3]
INFO: [Synth 8-6157] synthesizing module 'not_8' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_8bit/not_8.v:3]
INFO: [Synth 8-6155] done synthesizing module 'not_8' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_8bit/not_8.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'out' does not match port width (8) of module 'not_8' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSource.v:13]
INFO: [Synth 8-6157] synthesizing module 'CalculatorSevenSegDisplay' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSegDisplay.v:3]
INFO: [Synth 8-6157] synthesizing module 'NumberDecoder_upto8HexDigits' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:3]
INFO: [Synth 8-6157] synthesizing module 'FourBit_ToHex' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/decoder.v:1]
	Parameter NUM_SEL bound to: 4 - type: integer 
	Parameter NUM_OUTPUT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/decoder.v:1]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:14]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:24]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:24]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:24]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:24]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:24]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:24]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:24]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:24]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:24]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:24]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:57]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:57]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:57]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:57]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:57]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:57]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:57]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:57]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:57]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:57]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:68]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:68]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:68]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:68]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:68]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:68]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:68]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:68]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:68]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:68]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:79]
INFO: [Synth 8-6155] done synthesizing module 'FourBit_ToHex' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/FourBit_ToHex.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux4b' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:1]
	Parameter k bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mux4b' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:1]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'set_final_digit1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:108]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'set_final_digit1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:108]
WARNING: [Synth 8-7023] instance 'set_final_digit1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:108]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'set_final_digit2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:115]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'set_final_digit2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:115]
WARNING: [Synth 8-7023] instance 'set_final_digit2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:115]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'set_final_digit3' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:122]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'set_final_digit3' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:122]
WARNING: [Synth 8-7023] instance 'set_final_digit3' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:122]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'set_final_digit4' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:129]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'set_final_digit4' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:129]
WARNING: [Synth 8-7023] instance 'set_final_digit4' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:129]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'set_final_digit5' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:136]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'set_final_digit5' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:136]
WARNING: [Synth 8-7023] instance 'set_final_digit5' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:136]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'set_final_digit6' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:143]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'set_final_digit6' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:143]
WARNING: [Synth 8-7023] instance 'set_final_digit6' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:143]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'set_final_digit7' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:150]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'set_final_digit7' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:150]
WARNING: [Synth 8-7023] instance 'set_final_digit7' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:150]
INFO: [Synth 8-6155] done synthesizing module 'NumberDecoder_upto8HexDigits' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/NumberDecoder_upto8HexDigits.v:3]
WARNING: [Synth 8-7071] port 'Hex_Digit4' of module 'NumberDecoder_upto8HexDigits' is unconnected for instance 'get_switches_segs' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSegDisplay.v:21]
WARNING: [Synth 8-7071] port 'Hex_Digit5' of module 'NumberDecoder_upto8HexDigits' is unconnected for instance 'get_switches_segs' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSegDisplay.v:21]
WARNING: [Synth 8-7071] port 'Hex_Digit6' of module 'NumberDecoder_upto8HexDigits' is unconnected for instance 'get_switches_segs' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSegDisplay.v:21]
WARNING: [Synth 8-7071] port 'Hex_Digit7' of module 'NumberDecoder_upto8HexDigits' is unconnected for instance 'get_switches_segs' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSegDisplay.v:21]
WARNING: [Synth 8-7023] instance 'get_switches_segs' of module 'NumberDecoder_upto8HexDigits' has 9 connections declared, but only 5 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSegDisplay.v:21]
INFO: [Synth 8-6157] synthesizing module 'OperationDecoder' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/OperationDecoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux.v:1]
	Parameter NUM_INPUTS bound to: 8 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'OperationDecoder' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/OperationDecoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'AnswerDecoder' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerDecoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'AnswerSelector_getCode' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/debouncer.v:3]
WARNING: [Synth 8-7071] port 'PB_state' of module 'debouncer' is unconnected for instance 'debouncer1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v:15]
WARNING: [Synth 8-7071] port 'PB_down' of module 'debouncer' is unconnected for instance 'debouncer1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v:15]
WARNING: [Synth 8-7023] instance 'debouncer1' of module 'debouncer' has 5 connections declared, but only 3 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v:15]
WARNING: [Synth 8-7071] port 'PB_state' of module 'debouncer' is unconnected for instance 'debouncer2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v:21]
WARNING: [Synth 8-7071] port 'PB_down' of module 'debouncer' is unconnected for instance 'debouncer2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v:21]
WARNING: [Synth 8-7023] instance 'debouncer2' of module 'debouncer' has 5 connections declared, but only 3 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v:21]
WARNING: [Synth 8-7071] port 'PB_state' of module 'debouncer' is unconnected for instance 'debouncer3' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v:27]
WARNING: [Synth 8-7071] port 'PB_down' of module 'debouncer' is unconnected for instance 'debouncer3' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v:27]
WARNING: [Synth 8-7023] instance 'debouncer3' of module 'debouncer' has 5 connections declared, but only 3 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v:27]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/dff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dff' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/dff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AnswerSelector_getCode' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_getCode.v:3]
INFO: [Synth 8-6157] synthesizing module 'AnswerSelector_LEDvisualizer' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_LEDvisualizer.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux4b__parameterized0' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:1]
	Parameter k bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mux4b__parameterized0' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:1]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'led_active_digits_display2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_LEDvisualizer.v:21]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'led_active_digits_display2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_LEDvisualizer.v:21]
WARNING: [Synth 8-7023] instance 'led_active_digits_display2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_LEDvisualizer.v:21]
INFO: [Synth 8-6155] done synthesizing module 'AnswerSelector_LEDvisualizer' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_LEDvisualizer.v:3]
INFO: [Synth 8-6157] synthesizing module 'AnswerSelector_4digitsToOutput' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:3]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'second_getAnswerDigitToOutput0' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:43]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'second_getAnswerDigitToOutput0' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:43]
WARNING: [Synth 8-7023] instance 'second_getAnswerDigitToOutput0' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:43]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'second_getAnswerDigitToOutput1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:60]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'second_getAnswerDigitToOutput1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:60]
WARNING: [Synth 8-7023] instance 'second_getAnswerDigitToOutput1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:60]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'second_getAnswerDigitToOutput2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:77]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'second_getAnswerDigitToOutput2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:77]
WARNING: [Synth 8-7023] instance 'second_getAnswerDigitToOutput2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:77]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'second_getAnswerDigitToOutput3' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:94]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'second_getAnswerDigitToOutput3' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:94]
WARNING: [Synth 8-7023] instance 'second_getAnswerDigitToOutput3' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:94]
INFO: [Synth 8-6155] done synthesizing module 'AnswerSelector_4digitsToOutput' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerSelector_4digitsToOutput.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AnswerDecoder' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/AnswerDecoder.v:3]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'set_OUT_Led_Visualizer_Answer' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSegDisplay.v:64]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'set_OUT_Led_Visualizer_Answer' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSegDisplay.v:64]
WARNING: [Synth 8-7023] instance 'set_OUT_Led_Visualizer_Answer' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSegDisplay.v:64]
INFO: [Synth 8-6157] synthesizing module 'SevenSeg_4digitDriver' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/SevenSeg_4digitDriver.v:3]
INFO: [Synth 8-6157] synthesizing module 'anode_clock' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/anode_clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'dff_16' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_8bit/dff_16.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_16' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_8bit/dff_16.v:3]
INFO: [Synth 8-6155] done synthesizing module 'anode_clock' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/anode_clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SevenSeg_4digitDriver' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSeg_dependencies/SevenSeg_4digitDriver.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CalculatorSevenSegDisplay' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSevenSegDisplay.v:3]
INFO: [Synth 8-6157] synthesizing module 'CalculatorStageSelector' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorStageSelector.v:3]
WARNING: [Synth 8-7071] port 'PB_state' of module 'debouncer' is unconnected for instance 'debouncer1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorStageSelector.v:14]
WARNING: [Synth 8-7071] port 'PB_down' of module 'debouncer' is unconnected for instance 'debouncer1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorStageSelector.v:14]
WARNING: [Synth 8-7023] instance 'debouncer1' of module 'debouncer' has 5 connections declared, but only 3 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorStageSelector.v:14]
WARNING: [Synth 8-7071] port 'PB_state' of module 'debouncer' is unconnected for instance 'debouncer2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorStageSelector.v:20]
WARNING: [Synth 8-7071] port 'PB_down' of module 'debouncer' is unconnected for instance 'debouncer2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorStageSelector.v:20]
WARNING: [Synth 8-7023] instance 'debouncer2' of module 'debouncer' has 5 connections declared, but only 3 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorStageSelector.v:20]
INFO: [Synth 8-6155] done synthesizing module 'CalculatorStageSelector' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorStageSelector.v:3]
INFO: [Synth 8-6157] synthesizing module 'CalculatorDataCollector' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorDataCollector.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CalculatorDataCollector' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorDataCollector.v:3]
INFO: [Synth 8-6157] synthesizing module 'CalculatorCalculation' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorCalculation.v:3]
INFO: [Synth 8-6157] synthesizing module 'Multiplier_16' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:3]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend0part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:21]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend0part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:21]
WARNING: [Synth 8-7023] instance 'addend0part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:21]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend0part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:28]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend0part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:28]
WARNING: [Synth 8-7023] instance 'addend0part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:28]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend1part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:38]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend1part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:38]
WARNING: [Synth 8-7023] instance 'addend1part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:38]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend1part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:45]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend1part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:45]
WARNING: [Synth 8-7023] instance 'addend1part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:45]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend2part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:55]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend2part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:55]
WARNING: [Synth 8-7023] instance 'addend2part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:55]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend2part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:62]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend2part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:62]
WARNING: [Synth 8-7023] instance 'addend2part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:62]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend3part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:72]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend3part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:72]
WARNING: [Synth 8-7023] instance 'addend3part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:72]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend3part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:79]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend3part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:79]
WARNING: [Synth 8-7023] instance 'addend3part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:79]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend4part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:89]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend4part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:89]
WARNING: [Synth 8-7023] instance 'addend4part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:89]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend4part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:96]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend4part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:96]
WARNING: [Synth 8-7023] instance 'addend4part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:96]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend5part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:106]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend5part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:106]
WARNING: [Synth 8-7023] instance 'addend5part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:106]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend5part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:113]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend5part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:113]
WARNING: [Synth 8-7023] instance 'addend5part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:113]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend6part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:123]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend6part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:123]
WARNING: [Synth 8-7023] instance 'addend6part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:123]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend6part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:130]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend6part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:130]
WARNING: [Synth 8-7023] instance 'addend6part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:130]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend7part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:140]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend7part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:140]
WARNING: [Synth 8-7023] instance 'addend7part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:140]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend7part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:147]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend7part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:147]
WARNING: [Synth 8-7023] instance 'addend7part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:147]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend8part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:157]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend8part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:157]
WARNING: [Synth 8-7023] instance 'addend8part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:157]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend8part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:164]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend8part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:164]
WARNING: [Synth 8-7023] instance 'addend8part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:164]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend9part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:174]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend9part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:174]
WARNING: [Synth 8-7023] instance 'addend9part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:174]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend9part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:181]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend9part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:181]
WARNING: [Synth 8-7023] instance 'addend9part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:181]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend10part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:191]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend10part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:191]
WARNING: [Synth 8-7023] instance 'addend10part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:191]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend10part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:198]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend10part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:198]
WARNING: [Synth 8-7023] instance 'addend10part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:198]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend11part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:208]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend11part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:208]
WARNING: [Synth 8-7023] instance 'addend11part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:208]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend11part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:215]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend11part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:215]
WARNING: [Synth 8-7023] instance 'addend11part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:215]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend12part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:225]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend12part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:225]
WARNING: [Synth 8-7023] instance 'addend12part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:225]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend12part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:232]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend12part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:232]
WARNING: [Synth 8-7023] instance 'addend12part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:232]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend13part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:242]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend13part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:242]
WARNING: [Synth 8-7023] instance 'addend13part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:242]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend13part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:249]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend13part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:249]
WARNING: [Synth 8-7023] instance 'addend13part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:249]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend14part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:259]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend14part1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:259]
WARNING: [Synth 8-7023] instance 'addend14part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:259]
WARNING: [Synth 8-7071] port 'in3' of module 'mux4b' is unconnected for instance 'addend14part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:266]
WARNING: [Synth 8-7071] port 'in2' of module 'mux4b' is unconnected for instance 'addend14part2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:266]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'addend14part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:266]
WARNING: [Synth 8-7023] instance 'addend15part1' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:276]
WARNING: [Synth 8-7023] instance 'addend15part2' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:283]
INFO: [Synth 8-6157] synthesizing module 'Adder_32' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_32.v:3]
INFO: [Synth 8-6157] synthesizing module 'Adder_16' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_16.v:3]
INFO: [Synth 8-6157] synthesizing module 'Adder_4' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_4.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitAdder' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/bitAdder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bitAdder' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/bitAdder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Adder_4' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Adder_16' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_16.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Adder_32' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Adder_32.v:3]
WARNING: [Synth 8-7023] instance 'addend0_plus_addend1' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:295]
WARNING: [Synth 8-7023] instance 'addend2_plus_addend3' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:303]
WARNING: [Synth 8-7023] instance 'addend4_plus_addend5' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:311]
WARNING: [Synth 8-7023] instance 'addend6_plus_addend7' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:318]
WARNING: [Synth 8-7023] instance 'addend8_plus_addend9' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:326]
WARNING: [Synth 8-7023] instance 'addend10_plus_addend11' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:334]
WARNING: [Synth 8-7023] instance 'addend12_plus_addend13' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:342]
WARNING: [Synth 8-7023] instance 'addend14_plus_addend15' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:350]
WARNING: [Synth 8-7023] instance 'total0_plus_total1' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:360]
WARNING: [Synth 8-7023] instance 'total2_plus_total3' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:368]
WARNING: [Synth 8-7023] instance 'total4_plus_total5' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:376]
WARNING: [Synth 8-7023] instance 'total6_plus_total7' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:384]
WARNING: [Synth 8-7023] instance 'total8_plus_total9' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:394]
WARNING: [Synth 8-7023] instance 'total10_plus_total11' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:402]
WARNING: [Synth 8-7023] instance 'total12_plus_total13' of module 'Adder_32' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:412]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier_16' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Multiplier_16.v:3]
INFO: [Synth 8-6157] synthesizing module 'Subtractor_16_with_negatives' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Subtractor_16_with_negatives.v:3]
INFO: [Synth 8-6157] synthesizing module 'Subtractor_4' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Subtractor_4.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitSubtractor' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/bitsubtractor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitSubtractor' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/bitsubtractor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor_4' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Subtractor_4.v:3]
WARNING: [Synth 8-7023] instance 'add_one' of module 'Adder_16' has 5 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Subtractor_16_with_negatives.v:67]
INFO: [Synth 8-6157] synthesizing module 'mux4b__parameterized1' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:1]
	Parameter k bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mux4b__parameterized1' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:1]
WARNING: [Synth 8-7023] instance 'choose_difference_to_output' of module 'mux4b' has 6 connections declared, but only 4 given [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Subtractor_16_with_negatives.v:78]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor_16_with_negatives' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/Calculation_dependencies/Subtractor_16_with_negatives.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Diff_out16' does not match port width (16) of module 'Subtractor_16_with_negatives' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorCalculation.v:31]
INFO: [Synth 8-6157] synthesizing module 'mux4b__parameterized2' [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:1]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mux4b__parameterized2' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/ops_EECE251_provided/mux4b.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CalculatorCalculation' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorCalculation.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CalculatorSource' (0#1) [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/CalculatorSource.v:3]
WARNING: [Synth 8-3917] design CalculatorSource has port led[15] driven by constant 1
WARNING: [Synth 8-7129] Port led[11] in module CalculatorSource is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module CalculatorSource is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module CalculatorSource is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2327.961 ; gain = 467.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2327.961 ; gain = 467.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2327.961 ; gain = 467.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2327.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/FinalProject_Constraints.xdc]
Finished Parsing XDC File [C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/FinalProject_Constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2401.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2506.082 ; gain = 645.969
72 Infos, 254 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2506.082 ; gain = 969.234
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.srcs/utils_1/imports/synth_1/AnswerSelector_FullTestSource.dcp with file C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1/CalculatorSource.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec  6 21:24:29 2022] Launched synth_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1/runme.log
[Tue Dec  6 21:24:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-15:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2543.684 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B312E8A
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/CalculatorSource.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/CalculatorSource.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/FinalProject.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B312E8A
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.srcs/utils_1/imports/synth_1/AnswerSelector_FullTestSource.dcp with file C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1/CalculatorSource.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec  6 22:58:19 2022] Launched synth_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/synth_1/runme.log
[Tue Dec  6 22:58:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/LatestVivadoTest/LatestVivadoTest.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183B312E8A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B312E8A
set_property PROGRAM.FILE {C:\Users\tyler\Documents\GitHub\EECE251_FinalProject_VerilogModules\FinalProject.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/EECE251_FinalProject_VerilogModules/FinalProject.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
