               ramulator.active_cycles_0             3003403                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0             3003403                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0             3790414                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.166914                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0             3003403                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0             4016443                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0             3790414                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.166914                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0              448379                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0              448379                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0              467310                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.020578                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0              107507                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0              107507                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0              112076                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.004935                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1              105521                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1              105521                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1              109881                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.004839                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2              111615                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2              111615                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2              115920                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.005105                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3              125044                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3              125044                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3              129433                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.005700                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1              443592                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1              443592                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1              466609                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.020548                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0              100065                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0              100065                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0              104791                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.004615                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1              114203                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1              114203                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1              118552                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.005221                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2              103695                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2              103695                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2              108229                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.004766                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3              128532                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3              128532                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3              135037                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.005946                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2              436870                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2              436870                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2              459401                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.020230                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0               99389                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0               99389                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0              104448                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.004599                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1              126703                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1              126703                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1              131507                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.005791                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2              114467                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2              114467                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2              119513                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.005263                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3               97758                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3               97758                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3              103933                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.004577                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3              456131                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3              456131                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3              474918                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.020913                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0              110469                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0              110469                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0              114836                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.005057                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1              135818                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1              135818                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1              140794                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.006200                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2              111282                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2              111282                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2              115361                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.005080                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3               99652                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3               99652                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3              103927                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.004577                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
           ramulator.active_cycles_0_0_4              466561                                      # Total active cycles for level _0_0_4
             ramulator.busy_cycles_0_0_4              466561                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4
        ramulator.serving_requests_0_0_4              486415                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
ramulator.average_serving_requests_0_0_4            0.021420                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
         ramulator.active_cycles_0_0_4_0               99834                                      # Total active cycles for level _0_0_4_0
           ramulator.busy_cycles_0_0_4_0               99834                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_0
      ramulator.serving_requests_0_0_4_0              104389                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_0
ramulator.average_serving_requests_0_0_4_0            0.004597                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_0
         ramulator.active_cycles_0_0_4_1              136299                                      # Total active cycles for level _0_0_4_1
           ramulator.busy_cycles_0_0_4_1              136299                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_1
      ramulator.serving_requests_0_0_4_1              141166                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_1
ramulator.average_serving_requests_0_0_4_1            0.006216                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_1
         ramulator.active_cycles_0_0_4_2              106509                                      # Total active cycles for level _0_0_4_2
           ramulator.busy_cycles_0_0_4_2              106509                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_2
      ramulator.serving_requests_0_0_4_2              110607                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_2
ramulator.average_serving_requests_0_0_4_2            0.004871                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_2
         ramulator.active_cycles_0_0_4_3              126125                                      # Total active cycles for level _0_0_4_3
           ramulator.busy_cycles_0_0_4_3              126125                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_3
      ramulator.serving_requests_0_0_4_3              130253                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_3
ramulator.average_serving_requests_0_0_4_3            0.005736                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_3
           ramulator.active_cycles_0_0_5              439489                                      # Total active cycles for level _0_0_5
             ramulator.busy_cycles_0_0_5              439489                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5
        ramulator.serving_requests_0_0_5              462268                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
ramulator.average_serving_requests_0_0_5            0.020356                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
         ramulator.active_cycles_0_0_5_0               92453                                      # Total active cycles for level _0_0_5_0
           ramulator.busy_cycles_0_0_5_0               92453                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_0
      ramulator.serving_requests_0_0_5_0               96497                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_0
ramulator.average_serving_requests_0_0_5_0            0.004249                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_0
         ramulator.active_cycles_0_0_5_1              128902                                      # Total active cycles for level _0_0_5_1
           ramulator.busy_cycles_0_0_5_1              128902                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_1
      ramulator.serving_requests_0_0_5_1              137227                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_1
ramulator.average_serving_requests_0_0_5_1            0.006043                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_1
         ramulator.active_cycles_0_0_5_2              106194                                      # Total active cycles for level _0_0_5_2
           ramulator.busy_cycles_0_0_5_2              106194                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_2
      ramulator.serving_requests_0_0_5_2              110301                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_2
ramulator.average_serving_requests_0_0_5_2            0.004857                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_2
         ramulator.active_cycles_0_0_5_3              113906                                      # Total active cycles for level _0_0_5_3
           ramulator.busy_cycles_0_0_5_3              113906                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_3
      ramulator.serving_requests_0_0_5_3              118243                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_3
ramulator.average_serving_requests_0_0_5_3            0.005207                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_3
           ramulator.active_cycles_0_0_6              461666                                      # Total active cycles for level _0_0_6
             ramulator.busy_cycles_0_0_6              461666                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6
        ramulator.serving_requests_0_0_6              486650                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
ramulator.average_serving_requests_0_0_6            0.021430                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
         ramulator.active_cycles_0_0_6_0              107617                                      # Total active cycles for level _0_0_6_0
           ramulator.busy_cycles_0_0_6_0              107617                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_0
      ramulator.serving_requests_0_0_6_0              111628                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_0
ramulator.average_serving_requests_0_0_6_0            0.004916                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_0
         ramulator.active_cycles_0_0_6_1              132532                                      # Total active cycles for level _0_0_6_1
           ramulator.busy_cycles_0_0_6_1              132532                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_1
      ramulator.serving_requests_0_0_6_1              141896                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_1
ramulator.average_serving_requests_0_0_6_1            0.006249                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_1
         ramulator.active_cycles_0_0_6_2              118996                                      # Total active cycles for level _0_0_6_2
           ramulator.busy_cycles_0_0_6_2              118996                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_2
      ramulator.serving_requests_0_0_6_2              123142                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_2
ramulator.average_serving_requests_0_0_6_2            0.005423                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_2
         ramulator.active_cycles_0_0_6_3              105853                                      # Total active cycles for level _0_0_6_3
           ramulator.busy_cycles_0_0_6_3              105853                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_3
      ramulator.serving_requests_0_0_6_3              109984                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_3
ramulator.average_serving_requests_0_0_6_3            0.004843                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_3
           ramulator.active_cycles_0_0_7              464807                                      # Total active cycles for level _0_0_7
             ramulator.busy_cycles_0_0_7              464807                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7
        ramulator.serving_requests_0_0_7              486843                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
ramulator.average_serving_requests_0_0_7            0.021439                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
         ramulator.active_cycles_0_0_7_0              107503                                      # Total active cycles for level _0_0_7_0
           ramulator.busy_cycles_0_0_7_0              107503                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_0
      ramulator.serving_requests_0_0_7_0              112100                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_0
ramulator.average_serving_requests_0_0_7_0            0.004936                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_0
         ramulator.active_cycles_0_0_7_1              127291                                      # Total active cycles for level _0_0_7_1
           ramulator.busy_cycles_0_0_7_1              127291                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_1
      ramulator.serving_requests_0_0_7_1              132440                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_1
ramulator.average_serving_requests_0_0_7_1            0.005832                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_1
         ramulator.active_cycles_0_0_7_2              126843                                      # Total active cycles for level _0_0_7_2
           ramulator.busy_cycles_0_0_7_2              126843                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_2
      ramulator.serving_requests_0_0_7_2              131386                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_2
ramulator.average_serving_requests_0_0_7_2            0.005786                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_2
         ramulator.active_cycles_0_0_7_3              106842                                      # Total active cycles for level _0_0_7_3
           ramulator.busy_cycles_0_0_7_3              106842                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_3
      ramulator.serving_requests_0_0_7_3              110917                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_3
ramulator.average_serving_requests_0_0_7_3            0.004884                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_3
      ramulator.read_transaction_bytes_0             4947904                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0               24128                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core               70323                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core                5208                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core                2157                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core               70323                                      # Number of row hits for read requests per channel per core
                                     [0]             70323.0                                      # 
ramulator.read_row_misses_channel_0_core                5207                                      # Number of row misses for read requests per channel per core
                                     [0]              5207.0                                      # 
ramulator.read_row_conflicts_channel_0_core                1781                                      # Number of row conflicts for read requests per channel per core
                                     [0]              1781.0                                      # 
 ramulator.write_row_hits_channel_0_core                   0                                      # Number of row hits for write requests per channel per core
                                     [0]                 0.0                                      # 
ramulator.write_row_misses_channel_0_core                   1                                      # Number of row misses for write requests per channel per core
                                     [0]                 1.0                                      # 
ramulator.write_row_conflicts_channel_0_core                 376                                      # Number of row conflicts for write requests per channel per core
                                     [0]               376.0                                      # 
      ramulator.useless_activates_0_core                   0                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           58.361734                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0             4512004                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            0.189449                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0             4302154                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            0.186526                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0             4235777                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            0.002923                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0               66377                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits             70323.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]             70323.0                                      # 
            ramulator.record_read_misses              5207.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]              5207.0                                      # 
         ramulator.record_read_conflicts              1781.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]              1781.0                                      # 
             ramulator.record_write_hits                 0.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
           ramulator.record_write_misses                 1.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]                 1.0                                      # 
        ramulator.record_write_conflicts               376.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]               376.0                                      # 
                 ramulator.dram_capacity         17179869184                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            22708769                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests               77688                                      # Number of incoming requests to DRAM
                 ramulator.read_requests               77311                                      # Number of incoming read requests to DRAM per core
                                     [0]             77311.0                                      # 
                ramulator.write_requests                 377                                      # Number of incoming write requests to DRAM per core
                                     [0]               377.0                                      # 
       ramulator.ramulator_active_cycles             3003403                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel             77688.0                                      # Number of incoming requests to each DRAM channel
                                     [0]             77688.0                                      # 
ramulator.incoming_read_reqs_per_channel             77311.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]             77311.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum             4302154                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum             4235777                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum               66377                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            0.189449                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            0.186526                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            0.002923                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests             77311.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]             77311.0                                      # 
         ramulator.record_write_requests               377.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]               377.0                                      # 
            ramulator.L3_cache_read_miss               77990                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss               77990                                      # cache total miss count
             ramulator.L3_cache_eviction                1926                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access              219278                                      # cache read access count
         ramulator.L3_cache_write_access               63246                                      # cache write access count
         ramulator.L3_cache_total_access              282524                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                 679                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles            60556717                                      # cpu cycle number
            ramulator.record_cycs_core_0            60556717                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0             3463547                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000002                                      # cpu instruction number
