Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/kathl/Downloads/counter/ --output-directory=C:/Users/kathl/Downloads/counter/nios_system/ --report-file=bsf:C:/Users/kathl/Downloads/counter/nios_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/kathl/Downloads/counter/nios_system.qsys
Progress: Loading counter/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding Switch1 [altera_avalon_pio 13.0.1]
Progress: Parameterizing module Switch1
Progress: Adding Rst [altera_avalon_pio 13.0.1]
Progress: Parameterizing module Rst
Progress: Adding Display1 [altera_avalon_pio 13.0.1]
Progress: Parameterizing module Display1
Progress: Adding Display2 [altera_avalon_pio 13.0.1]
Progress: Parameterizing module Display2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Display3 [altera_avalon_pio 13.0.1]
Progress: Parameterizing module Display3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.Switch1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.Rst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/kathl/Downloads/counter/ --output-directory=C:/Users/kathl/Downloads/counter/nios_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/kathl/Downloads/counter/nios_system.sopcinfo --report-file=html:C:/Users/kathl/Downloads/counter/nios_system.html --report-file=qip:C:/Users/kathl/Downloads/counter/nios_system/synthesis/nios_system.qip --report-file=cmp:C:/Users/kathl/Downloads/counter/nios_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/kathl/Downloads/counter/nios_system.qsys --language=VHDL
Progress: Loading counter/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding Switch1 [altera_avalon_pio 13.0.1]
Progress: Parameterizing module Switch1
Progress: Adding Rst [altera_avalon_pio 13.0.1]
Progress: Parameterizing module Rst
Progress: Adding Display1 [altera_avalon_pio 13.0.1]
Progress: Parameterizing module Display1
Progress: Adding Display2 [altera_avalon_pio 13.0.1]
Progress: Parameterizing module Display2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Display3 [altera_avalon_pio 13.0.1]
Progress: Parameterizing module Display3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.Switch1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.Rst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 35 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 19 modules, 75 connections
Info: merlin_domain_transform: After transform: 38 modules, 203 connections
Info: merlin_router_transform: After transform: 48 modules, 243 connections
Info: reset_adaptation_transform: After transform: 49 modules, 190 connections
Info: merlin_network_to_switch_transform: After transform: 68 modules, 230 connections
Info: merlin_mm_transform: After transform: 68 modules, 230 connections
Info: merlin_interrupt_mapper_transform: After transform: 69 modules, 233 connections
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0001_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2019.12.10 09:51:20 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.12.10 09:51:20 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.12.10 09:51:24 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: nios2_qsys_0: # 2019.12.10 09:51:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.12.10 09:51:24 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2019.12.10 09:51:24 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.12.10 09:51:24 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.12.10 09:51:24 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.12.10 09:51:24 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.12.10 09:51:25 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.12.10 09:51:25 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.12.10 09:51:26 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0002_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: Switch1: Starting RTL generation for module 'nios_system_Switch1'
Info: Switch1:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_Switch1 --dir=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0003_Switch1_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0003_Switch1_gen//nios_system_Switch1_component_configuration.pl  --do_build_sim=0  ]
Info: Switch1: Done RTL generation for module 'nios_system_Switch1'
Info: Switch1: "nios_system" instantiated altera_avalon_pio "Switch1"
Info: Rst: Starting RTL generation for module 'nios_system_Rst'
Info: Rst:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_Rst --dir=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0004_Rst_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0004_Rst_gen//nios_system_Rst_component_configuration.pl  --do_build_sim=0  ]
Info: Rst: Done RTL generation for module 'nios_system_Rst'
Info: Rst: "nios_system" instantiated altera_avalon_pio "Rst"
Info: Display1: Starting RTL generation for module 'nios_system_Display1'
Info: Display1:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_Display1 --dir=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0005_Display1_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0005_Display1_gen//nios_system_Display1_component_configuration.pl  --do_build_sim=0  ]
Info: Display1: Done RTL generation for module 'nios_system_Display1'
Info: Display1: "nios_system" instantiated altera_avalon_pio "Display1"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/kathl/AppData/Local/Temp/alt8240_8178015269912678666.dir/0006_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0_instruction_master_translator: "nios_system" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "nios_system" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "nios_system" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_system" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios_system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios_system" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios_system" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/kathl/Downloads/counter/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/kathl/Downloads/counter/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: nios_system: Done nios_system" with 24 modules, 99 files, 1967493 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
