// Seed: 3900149609
module module_0 (
    output wand id_0
    , id_5,
    output tri  id_1,
    input  tri1 id_2,
    output wor  id_3
);
  id_6(
      .id_0(id_5), .id_1(1'b0), .id_2(1), .id_3()
  );
  assign module_1.type_11 = 0;
  wire id_7, id_8 = id_5;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1,
    input  tri1 id_2
);
  logic [7:0] id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0
  );
  always @(negedge id_4) begin : LABEL_0
    disable id_5;
  end
  tri0 id_6 = 1 - 1;
  wand id_7 = 1'h0;
  assign id_0 = 1'b0;
  assign id_4[1] = 1;
endmodule
