

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 24dc6a08725b55650b8e0aec850ff067  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_288/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_288/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_288/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_288/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_288/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_288/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55b77ac4c49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_288/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_288/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac54270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac54500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac54790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac54a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac54cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac54f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac551d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac55460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac556e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac55960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac55be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac55e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac560e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac56360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac565e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55b77ac56860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac56a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac56ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac56ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac570e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac57300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac57520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac57740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac57960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac57b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac57da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac57fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac581e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac58400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac58620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac58840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55b77ac58a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55b77aef0100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55b77aef0140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55b77aef0180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55b77aef01c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55b77aeef380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55b77aef00e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55b77ac5b900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55b77ac5b920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55b77aef00e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55b77ac5b904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55b77aef00f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffeef20fcd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b77ac4c49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (98,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 109076
gpu_sim_insn = 106021888
gpu_ipc =     972.0001
gpu_tot_sim_cycle = 109076
gpu_tot_sim_insn = 106021888
gpu_tot_ipc =     972.0001
gpu_tot_issued_cta = 196
gpu_occupancy = 12.4386% 
gpu_tot_occupancy = 12.4386% 
max_total_param_size = 0
gpu_stall_dramfull = 682975
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.9602
partiton_level_parallism_total  =      11.9602
partiton_level_parallism_util =      18.4390
partiton_level_parallism_util_total  =      18.4390
L2_BW  =     433.2480 GB/Sec
L2_BW_total  =     433.2480 GB/Sec
gpu_total_sim_rate=152989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1013
	L1D_cache_core[1]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 923
	L1D_cache_core[2]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1517
	L1D_cache_core[3]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1174
	L1D_cache_core[4]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1757
	L1D_cache_core[5]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1561
	L1D_cache_core[6]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 425
	L1D_cache_core[7]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 830
	L1D_cache_core[8]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1271
	L1D_cache_core[9]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1493
	L1D_cache_core[10]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 479
	L1D_cache_core[11]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1315
	L1D_cache_core[12]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1662
	L1D_cache_core[13]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1950
	L1D_cache_core[14]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 301
	L1D_cache_core[15]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1135
	L1D_cache_core[16]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[17]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 422
	L1D_cache_core[18]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[19]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 903
	L1D_cache_core[20]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1686
	L1D_cache_core[21]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290
	L1D_cache_core[22]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1150
	L1D_cache_core[23]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1221
	L1D_cache_core[24]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1358
	L1D_cache_core[25]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2141
	L1D_cache_core[26]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1153
	L1D_cache_core[27]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 200
	L1D_cache_core[28]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1146
	L1D_cache_core[29]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 891
	L1D_cache_core[30]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 947
	L1D_cache_core[31]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 878
	L1D_cache_core[32]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1427
	L1D_cache_core[33]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2134
	L1D_cache_core[34]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1597
	L1D_cache_core[35]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[36]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1259
	L1D_cache_core[37]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1113
	L1D_cache_core[38]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1429
	L1D_cache_core[39]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 823
	L1D_cache_core[40]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 517
	L1D_cache_core[41]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1669
	L1D_cache_core[42]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 803
	L1D_cache_core[43]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 443
	L1D_cache_core[44]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 878
	L1D_cache_core[45]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1121
	L1D_cache_core[46]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 327
	L1D_cache_core[47]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1218
	L1D_cache_core[48]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2297
	L1D_cache_core[49]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 565
	L1D_cache_core[50]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 314
	L1D_cache_core[51]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 899
	L1D_cache_core[52]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 476
	L1D_cache_core[53]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1955
	L1D_cache_core[54]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1772
	L1D_cache_core[55]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1671
	L1D_cache_core[56]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1289
	L1D_cache_core[57]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 567
	L1D_cache_core[58]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 999
	L1D_cache_core[59]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[60]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[61]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 468
	L1D_cache_core[62]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1674
	L1D_cache_core[63]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1343
	L1D_cache_core[64]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3881
	L1D_cache_core[65]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1969
	L1D_cache_core[66]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1379
	L1D_cache_core[67]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3208
	L1D_cache_core[68]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1626
	L1D_cache_core[69]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1379
	L1D_cache_core[70]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1202
	L1D_cache_core[71]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 495
	L1D_cache_core[72]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1489
	L1D_cache_core[73]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1174
	L1D_cache_core[74]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1275
	L1D_cache_core[75]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 331
	L1D_cache_core[76]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1422
	L1D_cache_core[77]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1602
	L1D_cache_core[78]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 420
	L1D_cache_core[79]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_total_cache_accesses = 1304576
	L1D_total_cache_misses = 1304576
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 92722
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.131
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 697856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 205312
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 401408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 74677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 903168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18045
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 74677
ctas_completed 196, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
6528, 6528, 6528, 6528, 6528, 6528, 6528, 6528, 
gpgpu_n_tot_thrd_icount = 109182976
gpgpu_n_tot_w_icount = 3411968
gpgpu_n_stall_shd_mem = 1788769
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 903168
gpgpu_n_mem_write_global = 401408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1806336
gpgpu_n_store_insn = 802816
gpgpu_n_shmem_insn = 9232384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1103872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 489216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1299553
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12930759	W0_Idle:2353093	W0_Scoreboard:8786428	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:15680	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3396288
single_issue_nums: WS0:852992	WS1:852992	WS2:852992	WS3:852992	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7225344 {8:903168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16056320 {40:401408,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36126720 {40:903168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3211264 {8:401408,}
maxmflatency = 4433 
max_icnt2mem_latency = 4269 
maxmrqlatency = 1135 
max_icnt2sh_latency = 838 
averagemflatency = 1067 
avg_icnt2mem_latency = 644 
avg_mrq_latency = 92 
avg_icnt2sh_latency = 57 
mrq_lat_table:66940 	36342 	19139 	20172 	38825 	111935 	99525 	88560 	42517 	4807 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68756 	291449 	408107 	370587 	165214 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	119896 	136984 	163633 	164016 	141255 	275070 	213893 	89795 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	556632 	136259 	102093 	108210 	113642 	108743 	90559 	65329 	23109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	41 	52 	34 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        20        18        20        20        16        16        20        20        18        18        20        18        18        18        20 
dram[1]:        15        16        14        20        16        16        16        18        18        18        20        18        20        20        16        16 
dram[2]:        16        20        16        20        20        20        16        18        18        20        18        20        18        14        20        20 
dram[3]:        20        18        20        16        16        16        16        20        20        18        20        16        16        18        16        14 
dram[4]:        14        18        16        18        16        20        20        18        16        20        18        20        20        18        18        16 
dram[5]:        20        16        18        20        20        16        20        20        20        20        16        16        18        20        18        18 
dram[6]:        18        16        20        18        20        18        20        18        18        20        18        18        18        16        18        16 
dram[7]:        18        14        18        20        20        18        20        18        18        18        20        16        18        20        18        18 
dram[8]:        16        20        20        16        20        20        20        20        18        18        20        20        18        20        18        16 
dram[9]:        20        20        20        20        20        20        16        20        20        18        18        20        18        20        20        16 
dram[10]:        16        20        20        16        20        20        20        20        18        18        20        16        18        20        18        16 
dram[11]:        20        20        16        20        20        18        20        16        18        18        18        20        20        18        20        16 
dram[12]:        16        16        16        20        20        20        18        18        16        18        18        18        16        20        18        18 
dram[13]:        20        20        16        20        18        20        20        20        16        20        18        20        20        18        20        16 
dram[14]:        16        16        18        20        18        16        18        18        20        20        18        18        20        20        18        18 
dram[15]:        18        16        20        16        18        18        20        16        20        20        18        18        20        18        16        16 
dram[16]:        20        16        18        18        18        18        16        18        18        16        18        20        18        20        20        14 
dram[17]:        12        20        20        18        20        20        20        18        20        20        18        20        18        20        20        14 
dram[18]:        18        18        16        18        18        18        16        16        18        18        20        20        18        18        20        16 
dram[19]:        18        18        18        18        16        18        18        20        20        16        20        18        16        20        16        16 
dram[20]:        20        20        16        14        20        18        16        20        17        20        20        20        20        17        16        16 
dram[21]:        18        12        18        20        20        18        18        18        18        20        20        18        18        20        20        20 
dram[22]:        20        20        20        20        20        20        18        18        16        18        18        20        16        16        20        18 
dram[23]:        16        18        18        18        18        18        18        18        16        20        18        20        18        20        20        16 
dram[24]:        16        20        16        16        20        20        20        18        20        20        20        16        20        18        20        16 
dram[25]:        18        18        20        18        16        20        18        20        16        16        16        20        20        20        20        18 
dram[26]:        18        18        20        20        16        20        18        20        20        20        20        20        18        18        16        16 
dram[27]:        18        18        18        18        16        20        18        16        16        20        20        20        20        20        16        14 
dram[28]:        18        16        18        18        20        18        20        18        20        18        20        16        18        18        18        16 
dram[29]:        14        18        16        20        20        16        18        20        18        20        18        20        18        18        16        18 
dram[30]:        18        16        18        18        18        20        20        16        18        20        20        18        20        18        20        20 
dram[31]:        14        16        12        18        20        20        18        18        20        20        18        20        20        20        14        14 
maximum service time to same row:
dram[0]:     13988     13886     13448     13600     13577     13814     13267     13605     13513     13697     13327     13131     13404     13529     13324     13213 
dram[1]:     13833     13748     13946     13408     13442     13514     13642     13203     13527     13469     13439     13363     13418     13394     13412     13040 
dram[2]:     13951     13638     13394     13572     13483     13756     13496     13384     13479     13607     13221     13085     13334     13481     13510     13180 
dram[3]:     13676     13866     14064     13509     13443     13532     13458     13393     13298     13599     13384     13368     13268     13427     13418     13459 
dram[4]:     13726     13785     13689     13493     13623     13389     13424     13308     13354     13543     13414     13223     13439     13376     13446     13199 
dram[5]:     13927     13825     13602     14032     13467     13849     13390     13846     13704     13517     13341     13440     13345     13466     13335     13418 
dram[6]:     13946     13926     13732     13744     13437     13577     13383     13358     13558     13769     13337     13154     13516     13315     13409     13196 
dram[7]:     13884     13932     13606     13597     13360     13865     13392     13731     13610     13516     13298     13460     13455     13491     13362     13668 
dram[8]:     13786     13882     13696     13469     13512     13543     13515     13326     13509     13461     13395     13391     13239     13369     13483     13259 
dram[9]:     13908     13749     13560     13735     13621     13452     13353     13450     13578     13717     13399     13541     13387     13247     13347     13243 
dram[10]:     13829     13762     13716     13608     13368     13467     13318     13375     13613     13377     13499     13433     13194     13365     13488     13056 
dram[11]:     13945     13782     13585     13519     13459     13564     13587     13422     13471     13504     13278     13284     13461     13379     13251     13158 
dram[12]:     13802     13778     13496     13724     13379     13707     13397     13483     13586     13617     13370     13651     13413     13366     13454     13414 
dram[13]:     14058     13940     13616     13492     13593     13480     13519     13344     13273     13750     13416     13178     13399     13567     13405     13213 
dram[14]:     13814     13812     13632     13559     13379     13802     13374     13579     13547     13503     13374     13559     13430     13489     13627     13644 
dram[15]:     13817     13889     13686     13716     13291     13362     13557     13444     13481     13717     13556     13259     13370     13433     13405     13214 
dram[16]:     13923     13595     13532     14054     13620     13612     13204     13417     13490     13627     13177     13363     13425     13440     13231     13336 
dram[17]:     13753     13853     13512     13581     13657     13425     13592     13597     13773     13501     13498     13332     13374     13312     13236     13413 
dram[18]:     13871     13625     13413     13780     13494     13457     13532     13397     13452     13552     13209     13336     13501     13366     13648     13339 
dram[19]:     13763     13736     13708     13522     13569     13622     13491     13218     13512     13559     13420     13331     13405     13368     13351     13368 
dram[20]:     13934     14065     13523     13576     13501     13477     13533     13322     13468     13508     13524     13361     13464     13324     13293     13343 
dram[21]:     13750     13741     13431     13897     13347     13833     13661     13611     13781     13885     13406     13728     13362     13404     13457     13647 
dram[22]:     13928     13992     13630     13448     13724     13492     13491     13330     13548     13585     13193     13642     13404     13504     13296     13303 
dram[23]:     13690     13625     13319     13513     13354     13708     13415     13561     13573     13541     13295     13579     13380     13272     13573     13449 
dram[24]:     13641     13825     13934     13588     13382     13459     13643     13428     13500     13614     13403     13522     13460     13385     13223     13039 
dram[25]:     13925     13672     13230     13729     13339     13518     13239     13440     13411     13432     13057     13308     13300     13531     13294     13166 
dram[26]:     13685     13802     13982     13593     13375     13607     13452     13323     13449     13664     13214     13314     13421     13410     13256     13034 
dram[27]:     13846     13906     13421     13895     13709     13720     13399     13431     13563     13592     13284     13548     13531     13532     13492     13171 
dram[28]:     13337     13723     13393     13538     13672     13793     13238     13585     13629     13527     13133     13436     13339     13404     13614     13034 
dram[29]:     13602     13808     13644     13492     13604     13474     13318     13295     13363     13733     13477     13372     13321     13361     13300     13124 
dram[30]:     13444     13817     13186     13560     13270     13346     13200     13479     13500     13415     13073     13325     13102     13332     13546     13083 
dram[31]:     13616     13738     13696     13549     13610     13600     13386     13295     13615     13626     13337     13466     13323     13460     13276     13344 
average row accesses per activate:
dram[0]:  3.653979  3.629758  3.462585  3.505120  3.693141  3.570447  3.544218  3.527211  3.554795  3.448505  3.565517  3.857678  3.677536  3.774545  3.455782  3.418919 
dram[1]:  3.589830  3.686411  3.384615  3.684588  3.420000  3.359477  3.544218  3.451505  3.667845  3.446667  3.800000  3.652482  3.767273  3.679715  3.417508  3.405316 
dram[2]:  3.538206  3.757143  3.434783  3.632509  3.471572  3.571918  3.407895  3.441860  3.700000  3.567010  3.435216  3.683274  3.893536  3.714286  3.393939  3.348387 
dram[3]:  3.634483  3.658537  3.629893  3.777778  3.311897  3.476510  3.409836  3.612457  3.373770  3.565517  3.628070  3.402640  3.799257  3.759124  3.692308  3.282051 
dram[4]:  3.615646  3.664360  3.436242  3.517007  3.523973  3.652632  3.352564  3.461539  3.505085  3.518644  3.780220  3.791821  3.734545  3.835821  3.498282  3.575972 
dram[5]:  3.733333  3.575342  3.524138  3.654930  3.530612  3.703571  3.305732  3.415842  3.474747  3.483222  3.685714  3.476191  3.647482  3.638298  3.556338  3.420000 
dram[6]:  3.714286  3.798561  3.453333  3.339869  3.558219  3.643110  3.435644  3.366883  3.394737  3.493289  3.787546  3.724638  3.534247  3.855019  3.450512  3.339869 
dram[7]:  3.750000  3.602740  3.510204  3.501707  3.660777  3.441472  3.608392  3.385621  3.479452  3.505050  3.799257  3.595745  3.570934  3.795620  3.621428  3.427609 
dram[8]:  3.664360  3.680556  3.448980  3.339806  3.602787  3.700000  3.419672  3.636364  3.604895  3.547945  3.585366  3.853384  3.673759  3.632143  3.583039  3.520833 
dram[9]:  3.784946  3.697509  3.729927  3.547945  3.549488  3.711191  3.434211  3.470000  3.693141  3.441860  3.640845  3.569444  3.655914  3.693950  3.397993  3.336634 
dram[10]:  3.537954  3.695804  3.463087  3.275641  3.660777  3.537671  3.478405  3.494915  3.669065  3.602787  3.579861  3.618881  3.743682  3.678571  3.730909  3.416107 
dram[11]:  3.632653  3.621993  3.539792  3.544828  3.622378  3.576389  3.693662  3.563574  3.534965  3.515358  3.631206  3.697842  3.673835  3.822878  3.500000  3.482993 
dram[12]:  3.682927  3.734982  3.434343  3.501695  3.818518  3.548276  3.424342  3.517007  3.506849  3.645390  3.573426  3.612676  3.777372  3.812500  3.403974  3.250794 
dram[13]:  3.530000  3.707317  3.359477  3.546392  3.610526  3.524306  3.607639  3.577855  3.391304  3.372549  3.800738  3.705036  3.900000  3.600000  3.462585  3.271565 
dram[14]:  3.526846  3.699301  3.518900  3.570934  3.463087  3.518771  3.419672  3.450331  3.503401  3.822878  3.524138  3.645161  3.717391  3.653710  3.604316  3.242038 
dram[15]:  3.458746  3.405229  3.591549  3.659575  3.476510  3.536083  3.426710  3.421053  3.524138  3.676056  3.858209  3.758242  3.774545  3.640845  3.557895  3.221519 
dram[16]:  3.546667  3.483444  3.622378  3.781022  3.407895  3.551370  3.394737  3.573883  3.544828  3.469799  3.571429  3.814815  3.713262  3.696429  3.481229  3.349835 
dram[17]:  3.521595  3.478548  3.580420  3.555556  3.500000  3.523649  3.488215  3.660777  3.763838  3.574394  3.771218  3.609155  3.761905  3.632509  3.531469  3.456081 
dram[18]:  3.572881  3.690141  3.437711  3.626760  3.517241  3.559028  3.363344  3.563574  3.595819  3.567010  3.598592  3.744444  3.691756  3.837638  3.361842  3.506944 
dram[19]:  3.553333  3.617748  3.451505  3.530822  3.558621  3.682311  3.537671  3.532203  3.679715  3.544218  3.598592  3.558621  3.805147  3.585366  3.510274  3.208861 
dram[20]:  3.501650  3.588435  3.317152  3.413333  3.540070  3.629893  3.389610  3.677305  3.438538  3.551724  3.916350  3.864662  3.685512  3.588850  3.335505  3.510345 
dram[21]:  3.420712  3.558923  3.307443  3.646643  3.625442  3.642857  3.252337  3.656028  3.500000  3.600694  3.604982  3.817164  3.650350  3.935606  3.426667  3.429530 
dram[22]:  3.650519  3.559322  3.617021  3.562500  3.608392  3.663121  3.257053  3.481482  3.484746  3.616725  3.767528  3.688172  3.714802  3.640845  3.638298  3.588652 
dram[23]:  3.478827  3.586441  3.411371  3.541096  3.517123  3.531250  3.446667  3.661922  3.428571  3.708633  3.768382  3.826568  3.664286  3.638298  3.462585  3.629893 
dram[24]:  3.617748  3.694737  3.496599  3.489796  3.640845  3.560554  3.657343  3.690647  3.446667  3.630282  3.782288  3.706093  3.772894  3.688172  3.488055  3.413907 
dram[25]:  3.751773  3.761566  3.505120  3.604895  3.491525  3.659575  3.386364  3.597902  3.512028  3.560138  3.541667  3.697842  3.460000  4.086957  3.340909  3.333333 
dram[26]:  3.650685  3.621993  3.545139  3.779412  3.551370  3.448161  3.348387  3.579310  3.444816  3.589041  3.609155  3.908745  3.663121  3.729242  3.453020  3.441077 
dram[27]:  3.716312  3.710247  3.524138  3.705036  3.401961  3.718411  3.473333  3.513514  3.410596  3.655052  3.665480  3.623240  3.501695  3.843866  3.459460  3.474048 
dram[28]:  3.446254  3.475083  3.695340  3.558621  3.577320  3.500000  3.301282  3.542955  3.718411  3.637631  3.626760  3.605634  3.614841  3.549828  3.559859  3.463917 
dram[29]:  3.513158  3.455738  3.518900  3.667845  3.586806  3.503401  3.412541  3.440397  3.476191  3.530612  3.539792  3.641577  3.848148  3.729242  3.371238  3.527778 
dram[30]:  3.469055  3.680556  3.425676  3.625442  3.294498  3.637011  3.372168  3.475083  3.461017  3.422442  3.714286  3.693950  3.753623  3.596491  3.308682  3.365132 
dram[31]:  3.686207  3.520000  3.369281  3.466216  3.396721  3.575972  3.376623  3.456667  3.637011  3.549488  3.611307  3.916667  3.777778  3.840149  3.355049  3.525952 
average row locality = 528771/148251 = 3.566728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       920       916       880       892       880       892       888       892       896       896       892       888       872       896       884       872 
dram[1]:       924       924       874       892       884       880       888       888       896       892       884       888       892       892       884       886 
dram[2]:       928       920       888       892       896       896       888       888       892       892       892       896       888       896       876       896 
dram[3]:       920       920       880       884       888       892       892       896       884       888       892       892       884       888       876       884 
dram[4]:       924       928       888       892       884       892       896       888       896       892       888       888       888       884       888       874 
dram[5]:       924       912       884       896       892       888       888       888       892       892       888       888       876       884       880       888 
dram[6]:       928       928       896       884       892       884       892       884       896       896       888       896       892       892       880       884 
dram[7]:       912       924       892       888       888       884       884       888       880       896       876       882       888       896       884       880 
dram[8]:       920       928       880       888       888       888       888       888       896       892       888       888       892       876       880       884 
dram[9]:       920       908       888       892       896       880       888       892       888       892       892       888       876       896       884       880 
dram[10]:       928       924       896       884       892       888       892       884       884       892       892       896       892       888       892       886 
dram[11]:       920       920       888       892       892       884       892       892       876       888       884       888       880       892       888       892 
dram[12]:       920       924       884       892       888       884       888       888       884       884       880       888       892       896       896       884 
dram[13]:       920       928       892       892       884       872       888       888       876       888       888       896       872       884       884       884 
dram[14]:       916       924       892       892       884       888       892       892       892       888       880       884       880       892       868       880 
dram[15]:       916       908       888       892       888       884       896       888       884       896       892       892       892       892       880       880 
dram[16]:       928       920       896       892       892       892       888       892       888       884       888       892       888       896       880       884 
dram[17]:       924       924       884       880       880       896       892       888       880       884       884       888       880       888       872       892 
dram[18]:       916       916       884       888       880       880       896       888       888       892       888       876       884       896       880       876 
dram[19]:       928       928       896       892       892       876       884       892       892       896       888       896       888       888       884       880 
dram[20]:       924       920       892       888       876       880       892       892       892       880       888       888       892       888       888       884 
dram[21]:       920       924       892       896       884       880       892       888       892       888       872       884       892       896       892       888 
dram[22]:       916       912       888       888       892       892       892       888       888       892       884       888       880       888       888       880 
dram[23]:       928       920       888       896       888       876       884       884       892       884       888       896       876       880       880       888 
dram[24]:       928       920       896       888       888       884       896       888       892       880       888       892       884       888       884       892 
dram[25]:       924       920       896       892       884       888       892       892       880       884       884       886       892       892       892       888 
dram[26]:       928       924       888       892       888       888       888       892       888       896       888       888       888       892       888       892 
dram[27]:       912       920       888       892       892       888       892       896       888       896       892       888       888       892       880       872 
dram[28]:       920       908       896       892       890       892       884       884       892       892       896       888       880       892       880       876 
dram[29]:       928       916       888       896       884       884       888       892       884       884       888       880       896       892       872       884 
dram[30]:       924       924       880       888       876       880       892       892       884       884       876       896       896       884       892       892 
dram[31]:       928       920       896       888       892       872       892       884       884       888       884       892       880       892       896       888 
total dram reads = 456658
bank skew: 928/868 = 1.07
chip skew: 14324/14228 = 1.01
number of total write accesses:
dram[0]:       544       532       552       540       572       588       616       580       568       568       568       568       572       568       528       560 
dram[1]:       540       536       552       544       568       592       616       576       568       568       568       568       576       568       524       556 
dram[2]:       548       528       556       544       568       588       592       592       576       584       568       556       544       576       528       568 
dram[3]:       536       520       560       544       568       576       592       592       580       584       568       556       552       568       528       560 
dram[4]:       556       524       544       568       580       596       600       588       552       584       576       528       556       576       520       552 
dram[5]:       560       528       552       568       584       596       600       588       560       584       576       536       552       568       520       552 
dram[6]:       552       512       560       552       588       588       596       612       544       580       584       528       560       580       524       552 
dram[7]:       552       512       560       552       592       580       592       592       544       580       584       528       576       576       520       552 
dram[8]:       556       528       536       576       584       592       620       608       540       576       564       548       576       564       536       520 
dram[9]:       544       524       536       576       576       592       624       596       540       576       568       560       576       568       528       524 
dram[10]:       576       532       544       552       576       580       620       588       544       568       556       556       580       568       536       528 
dram[11]:       592       536       540       544       576       584       628       580       540       568       560       560       580       576       536       528 
dram[12]:       548       532       544       564       572       580       612       584       560       576       568       552       572       564       528       560 
dram[13]:       556       544       544       560       580       572       604       584       552       576       568       536       568       568       536       560 
dram[14]:       540       536       528       560       592       572       604       600       552       592       568       532       584       568       536       552 
dram[15]:       528       536       528       560       592       580       624       608       552       592       568       536       584       568       536       552 
dram[16]:       544       528       560       576       576       580       576       592       560       600       548       552       592       556       560       524 
dram[17]:       544       520       560       576       568       588       576       592       560       596       552       548       588       560       552       524 
dram[18]:       552       528       548       568       560       580       600       596       576       584       536       540       584       576       568       536 
dram[19]:       552       528       544       556       560       576       596       600       568       584       536       544       588       564       564       536 
dram[20]:       548       540       532       544       560       560       608       580       572       600       568       560       604       568       544       536 
dram[21]:       548       532       520       544       568       560       608       572       576       596       564       556       608       572       544       536 
dram[22]:       556       552       528       552       560       564       588       584       560       584       548       568       596       584       552       528 
dram[23]:       560       552       528       552       556       564       600       580       560       588       548       568       600       584       552       528 
dram[24]:       528       532       528       552       584       580       600       552       568       604       548       568       584       564       552       556 
dram[25]:       536       548       524       556       584       576       604       548       568       608       544       568       584       568       548       568 
dram[26]:       552       520       532       544       596       572       600       584       568       608       548       560       584       564       564       520 
dram[27]:       544       520       536       552       596       568       600       576       568       612       552       564       584       568       576       528 
dram[28]:       552       552       540       560       604       576       584       588       552       608       536       544       572       564       524       528 
dram[29]:       560       552       544       568       596       584       584       588       552       616       540       544       572       564       544       528 
dram[30]:       564       544       536       552       568       568       600       616       548       612       552       568       560       564       548       524 
dram[31]:       564       544       540       552       576       560       592       612       552       608       552       568       560       564       536       524 
total dram writes = 288468
bank skew: 628/512 = 1.23
chip skew: 9044/8984 = 1.01
average mf latency per bank:
dram[0]:       2733      2662      1080      1066      1079      1069       993       994       966       972       949       939       927       929      5387      6008
dram[1]:       3076      3257      1044      1040      1069      1055       956       984       986       961       903       881       917       925      6416      6098
dram[2]:       2381      2839      1048      1041      1076      1069       982       967       954       968       934       908       938       943      5410      5691
dram[3]:       3484      3337      1063      1062      1078      1054      1003      1005      1013       963       950       908       960       952      6647      6719
dram[4]:       3089      2767      1044      1019      1076      1053       974       936       966       939       910       923       937       932      6265      6295
dram[5]:       2609      3361      1090      1054      1111      1075       996       998      1013       957       961       962       971       980      6395      5917
dram[6]:       3040      2647      1049      1044      1065      1078       996       954       966       931       923       931       920       944      6604      5767
dram[7]:       2889      3611      1041      1026      1056      1090      1029       994      1005       974       965       929       945       933      5503      6439
dram[8]:       3312      3171      1035      1009      1065      1023       958       933       980       945       912       926       915       951      6274      6271
dram[9]:       2639      2715      1085      1028      1120      1058       962       964       990       910       961       957       927       963      5300      6225
dram[10]:       3355      3029      1073      1053      1084      1052       961      1004      1032       955       956       949       933       957      6449      6674
dram[11]:       2444      2910      1060      1017      1083      1090       954       958       999       959       925       937       911       960      5331      6101
dram[12]:       2612      3468      1092      1030      1110      1053       960      1001       970       971       953       968       957       979      6280      5880
dram[13]:       3042      2524      1054      1025      1079      1064       974       961       977       965       883       954       943       958      6165      6316
dram[14]:       3041      3442      1044      1041      1067      1083       971       967       990       974       944       949       960       954      5698      6578
dram[15]:       3065      2622      1071      1044      1083      1049       961       939       999       909       917       975       930       946      6536      5833
dram[16]:       2406      2803      1085      1054      1055      1030       970       972       961       917       914       915       933       964      5395      6755
dram[17]:       3278      3193      1042      1028      1000       977       959       962       924       921       902       844       916       931      6403      6350
dram[18]:       2633      2947      1080      1046      1066      1058       963       943       945       923       905       910       917       959      5549      6321
dram[19]:       3337      2916      1103      1066      1070      1063       963       976       973       920       910       917       949      1018      6443      6349
dram[20]:       2911      2453      1050      1057      1056      1020       966       940       920       905       895       891       896       949      6051      6254
dram[21]:       2704      3378      1084      1042      1055      1037       948       979       944       908       913       928       932       968      5979      5938
dram[22]:       2777      2644      1112      1059      1064      1042       955       934       948       924       920       916       932       973      6475      5905
dram[23]:       3285      3461      1065      1050      1043      1046       986       966       946       950       949       895       935       964      6033      7024
dram[24]:       3253      3062      1067      1081      1032      1027       949       971       938       913       920       882       925       961      6279      5754
dram[25]:       2495      2934      1090      1047      1068      1070       938       983       957       907       943       926       932       984      5843      6473
dram[26]:       3229      3014      1089      1086      1017      1018       929       976       942       904       934       898       937       977      6494      6252
dram[27]:       2720      3398      1077      1085      1025      1065       958       957       913       908       939       901       938       962      5583      6724
dram[28]:       2835      3384      1091      1069      1026      1046       948       979       961       904       914       902       947       970      5994      6064
dram[29]:       2811      2572      1076      1074      1040      1016       965       954       941       905       893       893       938       960      6449      6388
dram[30]:       3586      3509      1097      1077      1068      1067       959       971       959       940       961       900       962      1000      6406      7279
dram[31]:       2508      2753      1092      1043      1074      1047       933       940       962       908       931       879       975       967      5811      5990
maximum mf latency per bank:
dram[0]:       3217      3376      3624      3649      3547      3633      3304      3418      3602      3531      3468      3257      2853      3546      3386      3472
dram[1]:       3819      3859      3173      3022      2982      3264      3064      3093      3089      3036      3081      2949      3016      3091      3707      3736
dram[2]:       2987      3334      3378      3147      3185      3231      3170      3030      3127      3147      3108      3053      3047      3081      3163      3245
dram[3]:       4374      4433      3280      3581      3694      3879      3262      3319      3540      3248      3157      3117      3717      3354      4287      4337
dram[4]:       3773      3245      3416      3146      3575      3314      3300      3534      2870      3256      3514      3132      3245      3081      3243      3246
dram[5]:       3420      3899      3568      3424      3657      3425      3292      3633      3734      3524      3207      3624      3293      3560      3797      3833
dram[6]:       3762      3570      3132      3504      3387      3358      3206      2982      3297      3273      3110      3275      3427      3150      3560      3416
dram[7]:       3879      3878      3558      3542      3566      3594      3727      3170      3460      3689      3515      3104      3288      3237      3792      3847
dram[8]:       3783      3755      3247      3216      3219      3237      3413      3084      3342      3291      2923      2964      3118      3305      3659      3490
dram[9]:       3482      3417      3357      3569      3622      3587      3340      2882      3511      3191      3533      3687      3547      2989      3481      3548
dram[10]:       4026      4043      3338      3548      3469      3224      3146      3553      3411      3101      3593      3342      3252      3325      3952      3959
dram[11]:       3361      3661      3348      3368      3389      3433      3208      3096      3298      2931      3295      3600      3373      3132      3451      3487
dram[12]:       3168      3974      3453      3299      3541      3555      3345      3156      3402      3338      3178      3408      3231      3277      3964      3912
dram[13]:       3796      3356      3313      3382      3296      3380      3246      3019      3257      3109      3111      3231      3098      3391      3173      3421
dram[14]:       4091      4002      3294      3422      3552      3748      3505      3227      3475      3581      3560      3302      3520      3298      3986      3942
dram[15]:       3768      3273      3070      3464      3248      3203      3301      3381      3287      2927      3161      3297      3331      3026      3284      3288
dram[16]:       3373      3533      3721      3697      3635      3623      3318      3337      3432      3681      3339      3666      2985      3647      3667      3686
dram[17]:       3902      3783      2995      3068      3304      3299      2798      3147      3274      3018      3131      2753      3240      3169      3757      3585
dram[18]:       3363      3736      3327      3434      3443      3424      3343      2930      3373      3114      3206      3586      3404      2984      3394      3639
dram[19]:       4081      4216      3692      3754      3614      3579      3331      3735      3425      3427      3414      3280      3276      3661      4029      4094
dram[20]:       3768      3079      3074      3274      3433      3242      3301      3199      3366      3476      3122      3403      3207      3190      3394      3525
dram[21]:       3696      3851      3662      3201      3283      3462      3330      3086      3316      3410      3073      3327      3396      2854      3822      3836
dram[22]:       3541      3470      3168      3220      3191      3168      3111      3216      3199      3079      3136      3038      3128      2949      3333      3499
dram[23]:       4196      4093      3313      3611      3522      3591      3340      3186      3625      3335      3205      3370      3112      3191      4075      4060
dram[24]:       3819      3784      3422      3486      3596      3505      3134      3374      3546      3267      3268      3073      3373      3031      3526      3586
dram[25]:       3475      3755      3519      3522      3579      3713      3495      3109      3356      3352      3333      3429      3233      3349      3582      3671
dram[26]:       3777      3269      3315      3315      3235      3391      3097      3468      3392      3133      3300      2944      3121      3325      3605      3661
dram[27]:       3484      3895      3322      3417      3515      3290      3314      3070      3614      3303      3259      3440      3721      3627      3376      3792
dram[28]:       3896      3886      3225      3500      3252      3107      3016      2913      3294      3320      3377      3113      3362      3482      3801      3833
dram[29]:       3773      3104      3217      3442      3309      3457      3472      3382      2998      3336      3532      3167      3153      3443      3484      3478
dram[30]:       4252      4338      3576      3539      3550      3557      2977      3292      3675      3509      3303      3490      3513      3597      4186      4267
dram[31]:       3168      3139      3273      3324      3225      3282      3111      3113      3182      3114      3078      3171      3087      3215      3358      3230
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55599 n_act=4612 n_pre=4596 n_ref_event=0 n_req=16512 n_rd=14256 n_rd_L2_A=0 n_write=0 n_wr_bk=9024 bw_util=0.2842
n_activity=40012 dram_eff=0.5818
bk0: 920a 65317i bk1: 916a 65172i bk2: 880a 65150i bk3: 892a 65020i bk4: 880a 65171i bk5: 892a 64479i bk6: 888a 64698i bk7: 892a 65133i bk8: 896a 64153i bk9: 896a 64318i bk10: 892a 65894i bk11: 888a 65097i bk12: 872a 65754i bk13: 896a 66028i bk14: 884a 65447i bk15: 872a 65242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720688
Row_Buffer_Locality_read = 0.780373
Row_Buffer_Locality_write = 0.343528
Bank_Level_Parallism = 7.578797
Bank_Level_Parallism_Col = 5.376850
Bank_Level_Parallism_Ready = 2.465335
write_to_read_ratio_blp_rw_average = 0.451628
GrpLevelPara = 2.868683 

BW Util details:
bwutil = 0.284239 
total_CMD = 81903 
util_bw = 23280 
Wasted_Col = 12146 
Wasted_Row = 2164 
Idle = 44313 

BW Util Bottlenecks: 
RCDc_limit = 10864 
RCDWRc_limit = 4927 
WTRc_limit = 6675 
RTWc_limit = 24190 
CCDLc_limit = 9149 
rwq = 0 
CCDLc_limit_alone = 6457 
WTRc_limit_alone = 5931 
RTWc_limit_alone = 22242 

Commands details: 
total_CMD = 81903 
n_nop = 55599 
Read = 14256 
Write = 0 
L2_Alloc = 0 
L2_WB = 9024 
n_act = 4612 
n_pre = 4596 
n_ref = 0 
n_req = 16512 
total_req = 23280 

Dual Bus Interface Util: 
issued_total_row = 9208 
issued_total_col = 23280 
Row_Bus_Util =  0.112426 
CoL_Bus_Util = 0.284239 
Either_Row_CoL_Bus_Util = 0.321160 
Issued_on_Two_Bus_Simul_Util = 0.075504 
issued_two_Eff = 0.235097 
queue_avg = 13.652943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6529
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55618 n_act=4648 n_pre=4632 n_ref_event=0 n_req=16523 n_rd=14268 n_rd_L2_A=0 n_write=0 n_wr_bk=9020 bw_util=0.2843
n_activity=40102 dram_eff=0.5807
bk0: 924a 64831i bk1: 924a 65271i bk2: 874a 64865i bk3: 892a 64798i bk4: 884a 64083i bk5: 880a 63749i bk6: 888a 64059i bk7: 888a 65195i bk8: 896a 64701i bk9: 892a 64064i bk10: 884a 65615i bk11: 888a 65920i bk12: 892a 65596i bk13: 892a 65410i bk14: 884a 64800i bk15: 886a 65310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718695
Row_Buffer_Locality_read = 0.777895
Row_Buffer_Locality_write = 0.344124
Bank_Level_Parallism = 7.631615
Bank_Level_Parallism_Col = 5.430145
Bank_Level_Parallism_Ready = 2.520182
write_to_read_ratio_blp_rw_average = 0.452158
GrpLevelPara = 2.863292 

BW Util details:
bwutil = 0.284336 
total_CMD = 81903 
util_bw = 23288 
Wasted_Col = 12251 
Wasted_Row = 2291 
Idle = 44073 

BW Util Bottlenecks: 
RCDc_limit = 10895 
RCDWRc_limit = 5006 
WTRc_limit = 6656 
RTWc_limit = 25133 
CCDLc_limit = 8785 
rwq = 0 
CCDLc_limit_alone = 6272 
WTRc_limit_alone = 5967 
RTWc_limit_alone = 23309 

Commands details: 
total_CMD = 81903 
n_nop = 55618 
Read = 14268 
Write = 0 
L2_Alloc = 0 
L2_WB = 9020 
n_act = 4648 
n_pre = 4632 
n_ref = 0 
n_req = 16523 
total_req = 23288 

Dual Bus Interface Util: 
issued_total_row = 9280 
issued_total_col = 23288 
Row_Bus_Util =  0.113305 
CoL_Bus_Util = 0.284336 
Either_Row_CoL_Bus_Util = 0.320928 
Issued_on_Two_Bus_Simul_Util = 0.076713 
issued_two_Eff = 0.239034 
queue_avg = 13.669316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55560 n_act=4662 n_pre=4646 n_ref_event=0 n_req=16578 n_rd=14324 n_rd_L2_A=0 n_write=0 n_wr_bk=9016 bw_util=0.285
n_activity=39563 dram_eff=0.5899
bk0: 928a 65434i bk1: 920a 64255i bk2: 888a 64063i bk3: 892a 65056i bk4: 896a 64026i bk5: 896a 64280i bk6: 888a 64754i bk7: 888a 64559i bk8: 892a 65215i bk9: 892a 64700i bk10: 892a 65146i bk11: 896a 66363i bk12: 888a 65794i bk13: 896a 65306i bk14: 876a 65275i bk15: 896a 64264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718784
Row_Buffer_Locality_read = 0.778903
Row_Buffer_Locality_write = 0.336735
Bank_Level_Parallism = 7.741153
Bank_Level_Parallism_Col = 5.478002
Bank_Level_Parallism_Ready = 2.587832
write_to_read_ratio_blp_rw_average = 0.443716
GrpLevelPara = 2.879541 

BW Util details:
bwutil = 0.284971 
total_CMD = 81903 
util_bw = 23340 
Wasted_Col = 11835 
Wasted_Row = 2098 
Idle = 44630 

BW Util Bottlenecks: 
RCDc_limit = 10709 
RCDWRc_limit = 5086 
WTRc_limit = 6975 
RTWc_limit = 22479 
CCDLc_limit = 8515 
rwq = 0 
CCDLc_limit_alone = 6279 
WTRc_limit_alone = 6269 
RTWc_limit_alone = 20949 

Commands details: 
total_CMD = 81903 
n_nop = 55560 
Read = 14324 
Write = 0 
L2_Alloc = 0 
L2_WB = 9016 
n_act = 4662 
n_pre = 4646 
n_ref = 0 
n_req = 16578 
total_req = 23340 

Dual Bus Interface Util: 
issued_total_row = 9308 
issued_total_col = 23340 
Row_Bus_Util =  0.113647 
CoL_Bus_Util = 0.284971 
Either_Row_CoL_Bus_Util = 0.321637 
Issued_on_Two_Bus_Simul_Util = 0.076981 
issued_two_Eff = 0.239343 
queue_avg = 13.871690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55647 n_act=4642 n_pre=4626 n_ref_event=0 n_req=16506 n_rd=14260 n_rd_L2_A=0 n_write=0 n_wr_bk=8984 bw_util=0.2838
n_activity=40111 dram_eff=0.5795
bk0: 920a 65496i bk1: 920a 64602i bk2: 880a 65719i bk3: 884a 66408i bk4: 888a 63999i bk5: 892a 64886i bk6: 892a 64586i bk7: 896a 65075i bk8: 884a 63945i bk9: 888a 64280i bk10: 892a 65322i bk11: 892a 65121i bk12: 884a 65700i bk13: 888a 65657i bk14: 876a 65465i bk15: 884a 64941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718769
Row_Buffer_Locality_read = 0.777560
Row_Buffer_Locality_write = 0.345503
Bank_Level_Parallism = 7.620866
Bank_Level_Parallism_Col = 5.376196
Bank_Level_Parallism_Ready = 2.509680
write_to_read_ratio_blp_rw_average = 0.449161
GrpLevelPara = 2.852730 

BW Util details:
bwutil = 0.283799 
total_CMD = 81903 
util_bw = 23244 
Wasted_Col = 12198 
Wasted_Row = 2054 
Idle = 44407 

BW Util Bottlenecks: 
RCDc_limit = 10957 
RCDWRc_limit = 5217 
WTRc_limit = 6831 
RTWc_limit = 24378 
CCDLc_limit = 9027 
rwq = 0 
CCDLc_limit_alone = 6475 
WTRc_limit_alone = 6096 
RTWc_limit_alone = 22561 

Commands details: 
total_CMD = 81903 
n_nop = 55647 
Read = 14260 
Write = 0 
L2_Alloc = 0 
L2_WB = 8984 
n_act = 4642 
n_pre = 4626 
n_ref = 0 
n_req = 16506 
total_req = 23244 

Dual Bus Interface Util: 
issued_total_row = 9268 
issued_total_col = 23244 
Row_Bus_Util =  0.113158 
CoL_Bus_Util = 0.283799 
Either_Row_CoL_Bus_Util = 0.320574 
Issued_on_Two_Bus_Simul_Util = 0.076383 
issued_two_Eff = 0.238269 
queue_avg = 13.757677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7577
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55686 n_act=4612 n_pre=4596 n_ref_event=0 n_req=16540 n_rd=14290 n_rd_L2_A=0 n_write=0 n_wr_bk=9000 bw_util=0.2844
n_activity=39781 dram_eff=0.5855
bk0: 924a 64983i bk1: 928a 64314i bk2: 888a 64847i bk3: 892a 64503i bk4: 884a 64958i bk5: 892a 65095i bk6: 896a 63508i bk7: 888a 64702i bk8: 896a 65173i bk9: 892a 64565i bk10: 888a 65963i bk11: 888a 66207i bk12: 888a 64725i bk13: 884a 65389i bk14: 888a 65798i bk15: 874a 65326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721161
Row_Buffer_Locality_read = 0.779706
Row_Buffer_Locality_write = 0.349333
Bank_Level_Parallism = 7.677316
Bank_Level_Parallism_Col = 5.437062
Bank_Level_Parallism_Ready = 2.542379
write_to_read_ratio_blp_rw_average = 0.447185
GrpLevelPara = 2.876687 

BW Util details:
bwutil = 0.284361 
total_CMD = 81903 
util_bw = 23290 
Wasted_Col = 12035 
Wasted_Row = 2049 
Idle = 44529 

BW Util Bottlenecks: 
RCDc_limit = 10895 
RCDWRc_limit = 5012 
WTRc_limit = 7050 
RTWc_limit = 24608 
CCDLc_limit = 8941 
rwq = 0 
CCDLc_limit_alone = 6413 
WTRc_limit_alone = 6373 
RTWc_limit_alone = 22757 

Commands details: 
total_CMD = 81903 
n_nop = 55686 
Read = 14290 
Write = 0 
L2_Alloc = 0 
L2_WB = 9000 
n_act = 4612 
n_pre = 4596 
n_ref = 0 
n_req = 16540 
total_req = 23290 

Dual Bus Interface Util: 
issued_total_row = 9208 
issued_total_col = 23290 
Row_Bus_Util =  0.112426 
CoL_Bus_Util = 0.284361 
Either_Row_CoL_Bus_Util = 0.320098 
Issued_on_Two_Bus_Simul_Util = 0.076688 
issued_two_Eff = 0.239577 
queue_avg = 13.779715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7797
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55549 n_act=4655 n_pre=4639 n_ref_event=0 n_req=16516 n_rd=14260 n_rd_L2_A=0 n_write=0 n_wr_bk=9024 bw_util=0.2843
n_activity=40277 dram_eff=0.5781
bk0: 924a 64809i bk1: 912a 64724i bk2: 884a 63623i bk3: 896a 64964i bk4: 892a 64309i bk5: 888a 65020i bk6: 888a 64352i bk7: 888a 64938i bk8: 892a 64411i bk9: 892a 63753i bk10: 888a 65771i bk11: 888a 64796i bk12: 876a 65118i bk13: 884a 66381i bk14: 880a 65182i bk15: 888a 65048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718152
Row_Buffer_Locality_read = 0.777910
Row_Buffer_Locality_write = 0.340426
Bank_Level_Parallism = 7.654603
Bank_Level_Parallism_Col = 5.436596
Bank_Level_Parallism_Ready = 2.572324
write_to_read_ratio_blp_rw_average = 0.449699
GrpLevelPara = 2.853649 

BW Util details:
bwutil = 0.284288 
total_CMD = 81903 
util_bw = 23284 
Wasted_Col = 12352 
Wasted_Row = 2219 
Idle = 44048 

BW Util Bottlenecks: 
RCDc_limit = 11108 
RCDWRc_limit = 5242 
WTRc_limit = 6321 
RTWc_limit = 25292 
CCDLc_limit = 9172 
rwq = 0 
CCDLc_limit_alone = 6542 
WTRc_limit_alone = 5720 
RTWc_limit_alone = 23263 

Commands details: 
total_CMD = 81903 
n_nop = 55549 
Read = 14260 
Write = 0 
L2_Alloc = 0 
L2_WB = 9024 
n_act = 4655 
n_pre = 4639 
n_ref = 0 
n_req = 16516 
total_req = 23284 

Dual Bus Interface Util: 
issued_total_row = 9294 
issued_total_col = 23284 
Row_Bus_Util =  0.113476 
CoL_Bus_Util = 0.284288 
Either_Row_CoL_Bus_Util = 0.321771 
Issued_on_Two_Bus_Simul_Util = 0.075992 
issued_two_Eff = 0.236169 
queue_avg = 13.789678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7897
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55551 n_act=4668 n_pre=4652 n_ref_event=0 n_req=16565 n_rd=14312 n_rd_L2_A=0 n_write=0 n_wr_bk=9012 bw_util=0.2848
n_activity=40411 dram_eff=0.5772
bk0: 928a 64453i bk1: 928a 66245i bk2: 896a 64472i bk3: 884a 64748i bk4: 892a 64299i bk5: 884a 63440i bk6: 892a 64820i bk7: 884a 64502i bk8: 896a 64492i bk9: 896a 64678i bk10: 888a 65962i bk11: 896a 65603i bk12: 892a 65545i bk13: 892a 65318i bk14: 880a 65200i bk15: 884a 64072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718201
Row_Buffer_Locality_read = 0.779695
Row_Buffer_Locality_write = 0.327563
Bank_Level_Parallism = 7.631469
Bank_Level_Parallism_Col = 5.445257
Bank_Level_Parallism_Ready = 2.518350
write_to_read_ratio_blp_rw_average = 0.454012
GrpLevelPara = 2.882634 

BW Util details:
bwutil = 0.284776 
total_CMD = 81903 
util_bw = 23324 
Wasted_Col = 12297 
Wasted_Row = 2270 
Idle = 44012 

BW Util Bottlenecks: 
RCDc_limit = 10809 
RCDWRc_limit = 5363 
WTRc_limit = 6667 
RTWc_limit = 26236 
CCDLc_limit = 8948 
rwq = 0 
CCDLc_limit_alone = 6254 
WTRc_limit_alone = 5961 
RTWc_limit_alone = 24248 

Commands details: 
total_CMD = 81903 
n_nop = 55551 
Read = 14312 
Write = 0 
L2_Alloc = 0 
L2_WB = 9012 
n_act = 4668 
n_pre = 4652 
n_ref = 0 
n_req = 16565 
total_req = 23324 

Dual Bus Interface Util: 
issued_total_row = 9320 
issued_total_col = 23324 
Row_Bus_Util =  0.113793 
CoL_Bus_Util = 0.284776 
Either_Row_CoL_Bus_Util = 0.321746 
Issued_on_Two_Bus_Simul_Util = 0.076823 
issued_two_Eff = 0.238767 
queue_avg = 13.676288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6763
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55738 n_act=4613 n_pre=4597 n_ref_event=0 n_req=16490 n_rd=14242 n_rd_L2_A=0 n_write=0 n_wr_bk=8992 bw_util=0.2837
n_activity=39894 dram_eff=0.5824
bk0: 912a 64625i bk1: 924a 65321i bk2: 892a 65517i bk3: 888a 64604i bk4: 888a 64631i bk5: 884a 64403i bk6: 884a 64169i bk7: 888a 64276i bk8: 880a 64711i bk9: 896a 64119i bk10: 876a 65086i bk11: 882a 65743i bk12: 888a 63958i bk13: 896a 66115i bk14: 884a 65422i bk15: 880a 65114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720255
Row_Buffer_Locality_read = 0.781983
Row_Buffer_Locality_write = 0.329181
Bank_Level_Parallism = 7.699297
Bank_Level_Parallism_Col = 5.517969
Bank_Level_Parallism_Ready = 2.561074
write_to_read_ratio_blp_rw_average = 0.452981
GrpLevelPara = 2.900660 

BW Util details:
bwutil = 0.283677 
total_CMD = 81903 
util_bw = 23234 
Wasted_Col = 12166 
Wasted_Row = 2152 
Idle = 44351 

BW Util Bottlenecks: 
RCDc_limit = 10676 
RCDWRc_limit = 4883 
WTRc_limit = 6728 
RTWc_limit = 25748 
CCDLc_limit = 8819 
rwq = 0 
CCDLc_limit_alone = 6134 
WTRc_limit_alone = 5968 
RTWc_limit_alone = 23823 

Commands details: 
total_CMD = 81903 
n_nop = 55738 
Read = 14242 
Write = 0 
L2_Alloc = 0 
L2_WB = 8992 
n_act = 4613 
n_pre = 4597 
n_ref = 0 
n_req = 16490 
total_req = 23234 

Dual Bus Interface Util: 
issued_total_row = 9210 
issued_total_col = 23234 
Row_Bus_Util =  0.112450 
CoL_Bus_Util = 0.283677 
Either_Row_CoL_Bus_Util = 0.319463 
Issued_on_Two_Bus_Simul_Util = 0.076664 
issued_two_Eff = 0.239977 
queue_avg = 13.680573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6806
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55671 n_act=4602 n_pre=4586 n_ref_event=0 n_req=16520 n_rd=14264 n_rd_L2_A=0 n_write=0 n_wr_bk=9024 bw_util=0.2843
n_activity=40232 dram_eff=0.5788
bk0: 920a 65018i bk1: 928a 65394i bk2: 880a 64838i bk3: 888a 63943i bk4: 888a 64395i bk5: 888a 65042i bk6: 888a 64035i bk7: 888a 65396i bk8: 896a 65519i bk9: 892a 64664i bk10: 888a 65300i bk11: 888a 66035i bk12: 892a 65547i bk13: 876a 65058i bk14: 880a 65762i bk15: 884a 65640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721429
Row_Buffer_Locality_read = 0.780707
Row_Buffer_Locality_write = 0.346631
Bank_Level_Parallism = 7.585508
Bank_Level_Parallism_Col = 5.375234
Bank_Level_Parallism_Ready = 2.501546
write_to_read_ratio_blp_rw_average = 0.446108
GrpLevelPara = 2.844852 

BW Util details:
bwutil = 0.284336 
total_CMD = 81903 
util_bw = 23288 
Wasted_Col = 12145 
Wasted_Row = 2189 
Idle = 44281 

BW Util Bottlenecks: 
RCDc_limit = 10515 
RCDWRc_limit = 5093 
WTRc_limit = 7112 
RTWc_limit = 23748 
CCDLc_limit = 8926 
rwq = 0 
CCDLc_limit_alone = 6442 
WTRc_limit_alone = 6332 
RTWc_limit_alone = 22044 

Commands details: 
total_CMD = 81903 
n_nop = 55671 
Read = 14264 
Write = 0 
L2_Alloc = 0 
L2_WB = 9024 
n_act = 4602 
n_pre = 4586 
n_ref = 0 
n_req = 16520 
total_req = 23288 

Dual Bus Interface Util: 
issued_total_row = 9188 
issued_total_col = 23288 
Row_Bus_Util =  0.112181 
CoL_Bus_Util = 0.284336 
Either_Row_CoL_Bus_Util = 0.320281 
Issued_on_Two_Bus_Simul_Util = 0.076237 
issued_two_Eff = 0.238030 
queue_avg = 13.623299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6233
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55655 n_act=4612 n_pre=4596 n_ref_event=0 n_req=16512 n_rd=14260 n_rd_L2_A=0 n_write=0 n_wr_bk=9008 bw_util=0.2841
n_activity=40168 dram_eff=0.5793
bk0: 920a 65092i bk1: 908a 65173i bk2: 888a 65668i bk3: 892a 64756i bk4: 896a 64366i bk5: 880a 65322i bk6: 888a 63937i bk7: 892a 64822i bk8: 888a 64779i bk9: 892a 64884i bk10: 892a 65641i bk11: 888a 65498i bk12: 876a 65508i bk13: 896a 65250i bk14: 884a 64862i bk15: 880a 65345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720688
Row_Buffer_Locality_read = 0.779523
Row_Buffer_Locality_write = 0.348135
Bank_Level_Parallism = 7.585707
Bank_Level_Parallism_Col = 5.408833
Bank_Level_Parallism_Ready = 2.528967
write_to_read_ratio_blp_rw_average = 0.447434
GrpLevelPara = 2.855269 

BW Util details:
bwutil = 0.284092 
total_CMD = 81903 
util_bw = 23268 
Wasted_Col = 12317 
Wasted_Row = 2125 
Idle = 44193 

BW Util Bottlenecks: 
RCDc_limit = 10781 
RCDWRc_limit = 5230 
WTRc_limit = 6581 
RTWc_limit = 25868 
CCDLc_limit = 8930 
rwq = 0 
CCDLc_limit_alone = 6370 
WTRc_limit_alone = 5878 
RTWc_limit_alone = 24011 

Commands details: 
total_CMD = 81903 
n_nop = 55655 
Read = 14260 
Write = 0 
L2_Alloc = 0 
L2_WB = 9008 
n_act = 4612 
n_pre = 4596 
n_ref = 0 
n_req = 16512 
total_req = 23268 

Dual Bus Interface Util: 
issued_total_row = 9208 
issued_total_col = 23268 
Row_Bus_Util =  0.112426 
CoL_Bus_Util = 0.284092 
Either_Row_CoL_Bus_Util = 0.320477 
Issued_on_Two_Bus_Simul_Util = 0.076041 
issued_two_Eff = 0.237275 
queue_avg = 13.995714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9957
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55564 n_act=4639 n_pre=4623 n_ref_event=0 n_req=16561 n_rd=14310 n_rd_L2_A=0 n_write=0 n_wr_bk=9004 bw_util=0.2847
n_activity=40472 dram_eff=0.5761
bk0: 928a 64393i bk1: 924a 64979i bk2: 896a 64066i bk3: 884a 64764i bk4: 892a 64426i bk5: 888a 64654i bk6: 892a 64787i bk7: 884a 64676i bk8: 884a 64870i bk9: 892a 64853i bk10: 892a 65491i bk11: 896a 64759i bk12: 892a 65159i bk13: 888a 65955i bk14: 892a 65446i bk15: 886a 64894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719884
Row_Buffer_Locality_read = 0.778057
Row_Buffer_Locality_write = 0.350067
Bank_Level_Parallism = 7.619421
Bank_Level_Parallism_Col = 5.460074
Bank_Level_Parallism_Ready = 2.550184
write_to_read_ratio_blp_rw_average = 0.447397
GrpLevelPara = 2.868546 

BW Util details:
bwutil = 0.284654 
total_CMD = 81903 
util_bw = 23314 
Wasted_Col = 12281 
Wasted_Row = 2313 
Idle = 43995 

BW Util Bottlenecks: 
RCDc_limit = 11288 
RCDWRc_limit = 5013 
WTRc_limit = 7236 
RTWc_limit = 25296 
CCDLc_limit = 9185 
rwq = 0 
CCDLc_limit_alone = 6441 
WTRc_limit_alone = 6493 
RTWc_limit_alone = 23295 

Commands details: 
total_CMD = 81903 
n_nop = 55564 
Read = 14310 
Write = 0 
L2_Alloc = 0 
L2_WB = 9004 
n_act = 4639 
n_pre = 4623 
n_ref = 0 
n_req = 16561 
total_req = 23314 

Dual Bus Interface Util: 
issued_total_row = 9262 
issued_total_col = 23314 
Row_Bus_Util =  0.113085 
CoL_Bus_Util = 0.284654 
Either_Row_CoL_Bus_Util = 0.321588 
Issued_on_Two_Bus_Simul_Util = 0.076151 
issued_two_Eff = 0.236797 
queue_avg = 13.841679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8417
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55655 n_act=4588 n_pre=4572 n_ref_event=0 n_req=16525 n_rd=14268 n_rd_L2_A=0 n_write=0 n_wr_bk=9028 bw_util=0.2844
n_activity=39778 dram_eff=0.5857
bk0: 920a 63642i bk1: 920a 65006i bk2: 888a 65572i bk3: 892a 65449i bk4: 892a 64620i bk5: 884a 63932i bk6: 892a 65192i bk7: 892a 64570i bk8: 876a 64773i bk9: 888a 64493i bk10: 884a 65344i bk11: 888a 66017i bk12: 880a 65737i bk13: 892a 65361i bk14: 888a 65164i bk15: 892a 64827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.722360
Row_Buffer_Locality_read = 0.781259
Row_Buffer_Locality_write = 0.350022
Bank_Level_Parallism = 7.691406
Bank_Level_Parallism_Col = 5.492283
Bank_Level_Parallism_Ready = 2.608774
write_to_read_ratio_blp_rw_average = 0.439742
GrpLevelPara = 2.878508 

BW Util details:
bwutil = 0.284434 
total_CMD = 81903 
util_bw = 23296 
Wasted_Col = 11916 
Wasted_Row = 2138 
Idle = 44553 

BW Util Bottlenecks: 
RCDc_limit = 10682 
RCDWRc_limit = 4996 
WTRc_limit = 7710 
RTWc_limit = 22574 
CCDLc_limit = 8419 
rwq = 0 
CCDLc_limit_alone = 6082 
WTRc_limit_alone = 6947 
RTWc_limit_alone = 21000 

Commands details: 
total_CMD = 81903 
n_nop = 55655 
Read = 14268 
Write = 0 
L2_Alloc = 0 
L2_WB = 9028 
n_act = 4588 
n_pre = 4572 
n_ref = 0 
n_req = 16525 
total_req = 23296 

Dual Bus Interface Util: 
issued_total_row = 9160 
issued_total_col = 23296 
Row_Bus_Util =  0.111840 
CoL_Bus_Util = 0.284434 
Either_Row_CoL_Bus_Util = 0.320477 
Issued_on_Two_Bus_Simul_Util = 0.075797 
issued_two_Eff = 0.236513 
queue_avg = 13.752024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.752
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55572 n_act=4627 n_pre=4611 n_ref_event=0 n_req=16526 n_rd=14272 n_rd_L2_A=0 n_write=0 n_wr_bk=9016 bw_util=0.2843
n_activity=40169 dram_eff=0.5798
bk0: 920a 64380i bk1: 924a 65490i bk2: 884a 64212i bk3: 892a 64846i bk4: 888a 65607i bk5: 884a 64404i bk6: 888a 64263i bk7: 888a 65313i bk8: 884a 64431i bk9: 884a 64610i bk10: 880a 65815i bk11: 888a 65343i bk12: 892a 65423i bk13: 896a 65693i bk14: 896a 65221i bk15: 884a 63518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720017
Row_Buffer_Locality_read = 0.780269
Row_Buffer_Locality_write = 0.338509
Bank_Level_Parallism = 7.607824
Bank_Level_Parallism_Col = 5.427602
Bank_Level_Parallism_Ready = 2.526709
write_to_read_ratio_blp_rw_average = 0.458875
GrpLevelPara = 2.868519 

BW Util details:
bwutil = 0.284336 
total_CMD = 81903 
util_bw = 23288 
Wasted_Col = 12469 
Wasted_Row = 2152 
Idle = 43994 

BW Util Bottlenecks: 
RCDc_limit = 11051 
RCDWRc_limit = 5233 
WTRc_limit = 6700 
RTWc_limit = 26650 
CCDLc_limit = 9258 
rwq = 0 
CCDLc_limit_alone = 6503 
WTRc_limit_alone = 5987 
RTWc_limit_alone = 24608 

Commands details: 
total_CMD = 81903 
n_nop = 55572 
Read = 14272 
Write = 0 
L2_Alloc = 0 
L2_WB = 9016 
n_act = 4627 
n_pre = 4611 
n_ref = 0 
n_req = 16526 
total_req = 23288 

Dual Bus Interface Util: 
issued_total_row = 9238 
issued_total_col = 23288 
Row_Bus_Util =  0.112792 
CoL_Bus_Util = 0.284336 
Either_Row_CoL_Bus_Util = 0.321490 
Issued_on_Two_Bus_Simul_Util = 0.075638 
issued_two_Eff = 0.235274 
queue_avg = 13.755870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7559
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55664 n_act=4640 n_pre=4624 n_ref_event=0 n_req=16488 n_rd=14236 n_rd_L2_A=0 n_write=0 n_wr_bk=9008 bw_util=0.2838
n_activity=39752 dram_eff=0.5847
bk0: 920a 64358i bk1: 928a 64951i bk2: 892a 63910i bk3: 892a 64849i bk4: 884a 64792i bk5: 872a 64311i bk6: 888a 63743i bk7: 888a 64820i bk8: 876a 64394i bk9: 888a 64829i bk10: 888a 66841i bk11: 896a 65724i bk12: 872a 65554i bk13: 884a 64713i bk14: 884a 65387i bk15: 884a 63988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718583
Row_Buffer_Locality_read = 0.778589
Row_Buffer_Locality_write = 0.339254
Bank_Level_Parallism = 7.749572
Bank_Level_Parallism_Col = 5.507637
Bank_Level_Parallism_Ready = 2.541043
write_to_read_ratio_blp_rw_average = 0.450828
GrpLevelPara = 2.902128 

BW Util details:
bwutil = 0.283799 
total_CMD = 81903 
util_bw = 23244 
Wasted_Col = 11946 
Wasted_Row = 2202 
Idle = 44511 

BW Util Bottlenecks: 
RCDc_limit = 10682 
RCDWRc_limit = 5072 
WTRc_limit = 7089 
RTWc_limit = 24459 
CCDLc_limit = 8856 
rwq = 0 
CCDLc_limit_alone = 6241 
WTRc_limit_alone = 6390 
RTWc_limit_alone = 22543 

Commands details: 
total_CMD = 81903 
n_nop = 55664 
Read = 14236 
Write = 0 
L2_Alloc = 0 
L2_WB = 9008 
n_act = 4640 
n_pre = 4624 
n_ref = 0 
n_req = 16488 
total_req = 23244 

Dual Bus Interface Util: 
issued_total_row = 9264 
issued_total_col = 23244 
Row_Bus_Util =  0.113109 
CoL_Bus_Util = 0.283799 
Either_Row_CoL_Bus_Util = 0.320367 
Issued_on_Two_Bus_Simul_Util = 0.076542 
issued_two_Eff = 0.238919 
queue_avg = 13.728129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7281
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55594 n_act=4647 n_pre=4631 n_ref_event=0 n_req=16498 n_rd=14244 n_rd_L2_A=0 n_write=0 n_wr_bk=9016 bw_util=0.284
n_activity=39985 dram_eff=0.5817
bk0: 916a 64550i bk1: 924a 64613i bk2: 892a 65129i bk3: 892a 64495i bk4: 884a 63935i bk5: 888a 64428i bk6: 892a 64107i bk7: 892a 64638i bk8: 892a 64437i bk9: 888a 65662i bk10: 880a 65875i bk11: 884a 64898i bk12: 880a 65353i bk13: 892a 64782i bk14: 868a 65413i bk15: 880a 64647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718329
Row_Buffer_Locality_read = 0.779135
Row_Buffer_Locality_write = 0.334073
Bank_Level_Parallism = 7.708650
Bank_Level_Parallism_Col = 5.452663
Bank_Level_Parallism_Ready = 2.515391
write_to_read_ratio_blp_rw_average = 0.450673
GrpLevelPara = 2.863286 

BW Util details:
bwutil = 0.283994 
total_CMD = 81903 
util_bw = 23260 
Wasted_Col = 12352 
Wasted_Row = 2006 
Idle = 44285 

BW Util Bottlenecks: 
RCDc_limit = 11297 
RCDWRc_limit = 5215 
WTRc_limit = 6735 
RTWc_limit = 26284 
CCDLc_limit = 9347 
rwq = 0 
CCDLc_limit_alone = 6540 
WTRc_limit_alone = 6025 
RTWc_limit_alone = 24187 

Commands details: 
total_CMD = 81903 
n_nop = 55594 
Read = 14244 
Write = 0 
L2_Alloc = 0 
L2_WB = 9016 
n_act = 4647 
n_pre = 4631 
n_ref = 0 
n_req = 16498 
total_req = 23260 

Dual Bus Interface Util: 
issued_total_row = 9278 
issued_total_col = 23260 
Row_Bus_Util =  0.113280 
CoL_Bus_Util = 0.283994 
Either_Row_CoL_Bus_Util = 0.321221 
Issued_on_Two_Bus_Simul_Util = 0.076053 
issued_two_Eff = 0.236763 
queue_avg = 13.994811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9948
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55594 n_act=4650 n_pre=4634 n_ref_event=0 n_req=16529 n_rd=14268 n_rd_L2_A=0 n_write=0 n_wr_bk=9042 bw_util=0.2846
n_activity=40081 dram_eff=0.5816
bk0: 916a 64528i bk1: 908a 65394i bk2: 888a 64832i bk3: 892a 65064i bk4: 888a 63143i bk5: 884a 64590i bk6: 896a 63773i bk7: 888a 64568i bk8: 884a 64284i bk9: 896a 65456i bk10: 892a 66523i bk11: 892a 65774i bk12: 892a 65493i bk13: 892a 65705i bk14: 880a 65167i bk15: 880a 64827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718676
Row_Buffer_Locality_read = 0.778455
Row_Buffer_Locality_write = 0.341442
Bank_Level_Parallism = 7.602742
Bank_Level_Parallism_Col = 5.394804
Bank_Level_Parallism_Ready = 2.544015
write_to_read_ratio_blp_rw_average = 0.451705
GrpLevelPara = 2.861670 

BW Util details:
bwutil = 0.284605 
total_CMD = 81903 
util_bw = 23310 
Wasted_Col = 12301 
Wasted_Row = 2251 
Idle = 44041 

BW Util Bottlenecks: 
RCDc_limit = 11087 
RCDWRc_limit = 5239 
WTRc_limit = 6774 
RTWc_limit = 24764 
CCDLc_limit = 8889 
rwq = 0 
CCDLc_limit_alone = 6389 
WTRc_limit_alone = 6190 
RTWc_limit_alone = 22848 

Commands details: 
total_CMD = 81903 
n_nop = 55594 
Read = 14268 
Write = 0 
L2_Alloc = 0 
L2_WB = 9042 
n_act = 4650 
n_pre = 4634 
n_ref = 0 
n_req = 16529 
total_req = 23310 

Dual Bus Interface Util: 
issued_total_row = 9284 
issued_total_col = 23310 
Row_Bus_Util =  0.113354 
CoL_Bus_Util = 0.284605 
Either_Row_CoL_Bus_Util = 0.321221 
Issued_on_Two_Bus_Simul_Util = 0.076737 
issued_two_Eff = 0.238892 
queue_avg = 13.684847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6848
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55574 n_act=4653 n_pre=4637 n_ref_event=0 n_req=16556 n_rd=14300 n_rd_L2_A=0 n_write=0 n_wr_bk=9024 bw_util=0.2848
n_activity=40247 dram_eff=0.5795
bk0: 928a 64468i bk1: 920a 64150i bk2: 896a 65057i bk3: 892a 64713i bk4: 892a 63637i bk5: 892a 63687i bk6: 888a 64983i bk7: 892a 65431i bk8: 888a 65187i bk9: 884a 64761i bk10: 888a 64862i bk11: 892a 66181i bk12: 888a 64644i bk13: 896a 65195i bk14: 880a 64663i bk15: 884a 64624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718954
Row_Buffer_Locality_read = 0.778531
Row_Buffer_Locality_write = 0.341312
Bank_Level_Parallism = 7.685787
Bank_Level_Parallism_Col = 5.480270
Bank_Level_Parallism_Ready = 2.574901
write_to_read_ratio_blp_rw_average = 0.448309
GrpLevelPara = 2.895324 

BW Util details:
bwutil = 0.284776 
total_CMD = 81903 
util_bw = 23324 
Wasted_Col = 12234 
Wasted_Row = 2273 
Idle = 44072 

BW Util Bottlenecks: 
RCDc_limit = 10941 
RCDWRc_limit = 5366 
WTRc_limit = 7501 
RTWc_limit = 24675 
CCDLc_limit = 8948 
rwq = 0 
CCDLc_limit_alone = 6453 
WTRc_limit_alone = 6732 
RTWc_limit_alone = 22949 

Commands details: 
total_CMD = 81903 
n_nop = 55574 
Read = 14300 
Write = 0 
L2_Alloc = 0 
L2_WB = 9024 
n_act = 4653 
n_pre = 4637 
n_ref = 0 
n_req = 16556 
total_req = 23324 

Dual Bus Interface Util: 
issued_total_row = 9290 
issued_total_col = 23324 
Row_Bus_Util =  0.113427 
CoL_Bus_Util = 0.284776 
Either_Row_CoL_Bus_Util = 0.321466 
Issued_on_Two_Bus_Simul_Util = 0.076737 
issued_two_Eff = 0.238710 
queue_avg = 13.791546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7915
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55759 n_act=4599 n_pre=4583 n_ref_event=0 n_req=16487 n_rd=14236 n_rd_L2_A=0 n_write=0 n_wr_bk=9004 bw_util=0.2838
n_activity=40170 dram_eff=0.5785
bk0: 924a 64376i bk1: 924a 64582i bk2: 884a 65270i bk3: 880a 65217i bk4: 880a 65692i bk5: 896a 63787i bk6: 892a 64778i bk7: 888a 64210i bk8: 880a 65482i bk9: 884a 64093i bk10: 884a 65815i bk11: 888a 65916i bk12: 880a 65831i bk13: 888a 65362i bk14: 872a 65522i bk15: 892a 65440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721053
Row_Buffer_Locality_read = 0.780346
Row_Buffer_Locality_write = 0.346068
Bank_Level_Parallism = 7.565959
Bank_Level_Parallism_Col = 5.408246
Bank_Level_Parallism_Ready = 2.578485
write_to_read_ratio_blp_rw_average = 0.450695
GrpLevelPara = 2.868988 

BW Util details:
bwutil = 0.283750 
total_CMD = 81903 
util_bw = 23240 
Wasted_Col = 12224 
Wasted_Row = 2279 
Idle = 44160 

BW Util Bottlenecks: 
RCDc_limit = 10600 
RCDWRc_limit = 5166 
WTRc_limit = 6218 
RTWc_limit = 24953 
CCDLc_limit = 8637 
rwq = 0 
CCDLc_limit_alone = 6103 
WTRc_limit_alone = 5552 
RTWc_limit_alone = 23085 

Commands details: 
total_CMD = 81903 
n_nop = 55759 
Read = 14236 
Write = 0 
L2_Alloc = 0 
L2_WB = 9004 
n_act = 4599 
n_pre = 4583 
n_ref = 0 
n_req = 16487 
total_req = 23240 

Dual Bus Interface Util: 
issued_total_row = 9182 
issued_total_col = 23240 
Row_Bus_Util =  0.112108 
CoL_Bus_Util = 0.283750 
Either_Row_CoL_Bus_Util = 0.319207 
Issued_on_Two_Bus_Simul_Util = 0.076652 
issued_two_Eff = 0.240132 
queue_avg = 13.565730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5657
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55731 n_act=4614 n_pre=4598 n_ref_event=0 n_req=16486 n_rd=14228 n_rd_L2_A=0 n_write=0 n_wr_bk=9032 bw_util=0.284
n_activity=39978 dram_eff=0.5818
bk0: 916a 64992i bk1: 916a 65017i bk2: 884a 64921i bk3: 888a 64948i bk4: 880a 64826i bk5: 880a 64498i bk6: 896a 64434i bk7: 888a 65263i bk8: 888a 64509i bk9: 892a 63268i bk10: 888a 65268i bk11: 876a 65099i bk12: 884a 65310i bk13: 896a 64977i bk14: 880a 64438i bk15: 876a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720126
Row_Buffer_Locality_read = 0.778746
Row_Buffer_Locality_write = 0.350753
Bank_Level_Parallism = 7.732973
Bank_Level_Parallism_Col = 5.535026
Bank_Level_Parallism_Ready = 2.561049
write_to_read_ratio_blp_rw_average = 0.453057
GrpLevelPara = 2.898523 

BW Util details:
bwutil = 0.283994 
total_CMD = 81903 
util_bw = 23260 
Wasted_Col = 12093 
Wasted_Row = 2190 
Idle = 44360 

BW Util Bottlenecks: 
RCDc_limit = 10689 
RCDWRc_limit = 5022 
WTRc_limit = 6756 
RTWc_limit = 26405 
CCDLc_limit = 9121 
rwq = 0 
CCDLc_limit_alone = 6202 
WTRc_limit_alone = 6037 
RTWc_limit_alone = 24205 

Commands details: 
total_CMD = 81903 
n_nop = 55731 
Read = 14228 
Write = 0 
L2_Alloc = 0 
L2_WB = 9032 
n_act = 4614 
n_pre = 4598 
n_ref = 0 
n_req = 16486 
total_req = 23260 

Dual Bus Interface Util: 
issued_total_row = 9212 
issued_total_col = 23260 
Row_Bus_Util =  0.112475 
CoL_Bus_Util = 0.283994 
Either_Row_CoL_Bus_Util = 0.319549 
Issued_on_Two_Bus_Simul_Util = 0.076920 
issued_two_Eff = 0.240715 
queue_avg = 13.771620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7716
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55586 n_act=4654 n_pre=4638 n_ref_event=0 n_req=16549 n_rd=14300 n_rd_L2_A=0 n_write=0 n_wr_bk=8996 bw_util=0.2844
n_activity=40312 dram_eff=0.5779
bk0: 928a 64802i bk1: 928a 64888i bk2: 896a 64346i bk3: 892a 64816i bk4: 892a 64405i bk5: 876a 64264i bk6: 884a 64675i bk7: 892a 65270i bk8: 892a 65272i bk9: 896a 64218i bk10: 888a 65515i bk11: 896a 64894i bk12: 888a 65298i bk13: 888a 64629i bk14: 884a 64928i bk15: 880a 63740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718775
Row_Buffer_Locality_read = 0.778112
Row_Buffer_Locality_write = 0.341485
Bank_Level_Parallism = 7.721658
Bank_Level_Parallism_Col = 5.514247
Bank_Level_Parallism_Ready = 2.550009
write_to_read_ratio_blp_rw_average = 0.454280
GrpLevelPara = 2.886331 

BW Util details:
bwutil = 0.284434 
total_CMD = 81903 
util_bw = 23296 
Wasted_Col = 12171 
Wasted_Row = 2224 
Idle = 44212 

BW Util Bottlenecks: 
RCDc_limit = 10982 
RCDWRc_limit = 5097 
WTRc_limit = 6444 
RTWc_limit = 26328 
CCDLc_limit = 8722 
rwq = 0 
CCDLc_limit_alone = 6062 
WTRc_limit_alone = 5810 
RTWc_limit_alone = 24302 

Commands details: 
total_CMD = 81903 
n_nop = 55586 
Read = 14300 
Write = 0 
L2_Alloc = 0 
L2_WB = 8996 
n_act = 4654 
n_pre = 4638 
n_ref = 0 
n_req = 16549 
total_req = 23296 

Dual Bus Interface Util: 
issued_total_row = 9292 
issued_total_col = 23296 
Row_Bus_Util =  0.113451 
CoL_Bus_Util = 0.284434 
Either_Row_CoL_Bus_Util = 0.321319 
Issued_on_Two_Bus_Simul_Util = 0.076566 
issued_two_Eff = 0.238287 
queue_avg = 13.884229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8842
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55609 n_act=4651 n_pre=4635 n_ref_event=0 n_req=16520 n_rd=14264 n_rd_L2_A=0 n_write=0 n_wr_bk=9024 bw_util=0.2843
n_activity=39786 dram_eff=0.5853
bk0: 924a 65292i bk1: 920a 64739i bk2: 892a 64609i bk3: 888a 64631i bk4: 876a 64311i bk5: 880a 64794i bk6: 892a 63700i bk7: 892a 64988i bk8: 892a 65046i bk9: 880a 64789i bk10: 888a 66329i bk11: 888a 66295i bk12: 892a 64776i bk13: 888a 65038i bk14: 888a 64491i bk15: 884a 65608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718462
Row_Buffer_Locality_read = 0.778043
Row_Buffer_Locality_write = 0.341755
Bank_Level_Parallism = 7.691106
Bank_Level_Parallism_Col = 5.449850
Bank_Level_Parallism_Ready = 2.556252
write_to_read_ratio_blp_rw_average = 0.447825
GrpLevelPara = 2.875704 

BW Util details:
bwutil = 0.284336 
total_CMD = 81903 
util_bw = 23288 
Wasted_Col = 11942 
Wasted_Row = 2155 
Idle = 44518 

BW Util Bottlenecks: 
RCDc_limit = 11040 
RCDWRc_limit = 5011 
WTRc_limit = 6323 
RTWc_limit = 24448 
CCDLc_limit = 8594 
rwq = 0 
CCDLc_limit_alone = 6198 
WTRc_limit_alone = 5726 
RTWc_limit_alone = 22649 

Commands details: 
total_CMD = 81903 
n_nop = 55609 
Read = 14264 
Write = 0 
L2_Alloc = 0 
L2_WB = 9024 
n_act = 4651 
n_pre = 4635 
n_ref = 0 
n_req = 16520 
total_req = 23288 

Dual Bus Interface Util: 
issued_total_row = 9286 
issued_total_col = 23288 
Row_Bus_Util =  0.113378 
CoL_Bus_Util = 0.284336 
Either_Row_CoL_Bus_Util = 0.321038 
Issued_on_Two_Bus_Simul_Util = 0.076676 
issued_two_Eff = 0.238838 
queue_avg = 13.727117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7271
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55667 n_act=4645 n_pre=4629 n_ref_event=0 n_req=16531 n_rd=14280 n_rd_L2_A=0 n_write=0 n_wr_bk=9004 bw_util=0.2843
n_activity=39906 dram_eff=0.5835
bk0: 920a 64451i bk1: 924a 65144i bk2: 892a 65004i bk3: 896a 65621i bk4: 884a 64703i bk5: 880a 65302i bk6: 892a 64012i bk7: 888a 65393i bk8: 892a 64890i bk9: 888a 64966i bk10: 872a 64813i bk11: 884a 66385i bk12: 892a 64577i bk13: 896a 66835i bk14: 892a 65248i bk15: 888a 65792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719013
Row_Buffer_Locality_read = 0.778291
Row_Buffer_Locality_write = 0.342959
Bank_Level_Parallism = 7.581479
Bank_Level_Parallism_Col = 5.362780
Bank_Level_Parallism_Ready = 2.506485
write_to_read_ratio_blp_rw_average = 0.449349
GrpLevelPara = 2.853658 

BW Util details:
bwutil = 0.284288 
total_CMD = 81903 
util_bw = 23284 
Wasted_Col = 12064 
Wasted_Row = 2091 
Idle = 44464 

BW Util Bottlenecks: 
RCDc_limit = 10928 
RCDWRc_limit = 5017 
WTRc_limit = 6062 
RTWc_limit = 24004 
CCDLc_limit = 8647 
rwq = 0 
CCDLc_limit_alone = 6312 
WTRc_limit_alone = 5513 
RTWc_limit_alone = 22218 

Commands details: 
total_CMD = 81903 
n_nop = 55667 
Read = 14280 
Write = 0 
L2_Alloc = 0 
L2_WB = 9004 
n_act = 4645 
n_pre = 4629 
n_ref = 0 
n_req = 16531 
total_req = 23284 

Dual Bus Interface Util: 
issued_total_row = 9274 
issued_total_col = 23284 
Row_Bus_Util =  0.113232 
CoL_Bus_Util = 0.284288 
Either_Row_CoL_Bus_Util = 0.320330 
Issued_on_Two_Bus_Simul_Util = 0.077189 
issued_two_Eff = 0.240967 
queue_avg = 13.518870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5189
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55707 n_act=4595 n_pre=4579 n_ref_event=0 n_req=16507 n_rd=14256 n_rd_L2_A=0 n_write=0 n_wr_bk=8996 bw_util=0.2839
n_activity=39916 dram_eff=0.5825
bk0: 916a 64521i bk1: 912a 64491i bk2: 888a 64951i bk3: 888a 65533i bk4: 892a 64716i bk5: 892a 64471i bk6: 892a 64409i bk7: 888a 64694i bk8: 888a 64281i bk9: 892a 64920i bk10: 884a 65527i bk11: 888a 66354i bk12: 880a 64988i bk13: 888a 65309i bk14: 888a 65234i bk15: 880a 65768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721616
Row_Buffer_Locality_read = 0.780443
Row_Buffer_Locality_write = 0.348889
Bank_Level_Parallism = 7.669305
Bank_Level_Parallism_Col = 5.461235
Bank_Level_Parallism_Ready = 2.550533
write_to_read_ratio_blp_rw_average = 0.448311
GrpLevelPara = 2.881702 

BW Util details:
bwutil = 0.283897 
total_CMD = 81903 
util_bw = 23252 
Wasted_Col = 11936 
Wasted_Row = 2206 
Idle = 44509 

BW Util Bottlenecks: 
RCDc_limit = 10778 
RCDWRc_limit = 5142 
WTRc_limit = 6792 
RTWc_limit = 25032 
CCDLc_limit = 8622 
rwq = 0 
CCDLc_limit_alone = 5998 
WTRc_limit_alone = 6050 
RTWc_limit_alone = 23150 

Commands details: 
total_CMD = 81903 
n_nop = 55707 
Read = 14256 
Write = 0 
L2_Alloc = 0 
L2_WB = 8996 
n_act = 4595 
n_pre = 4579 
n_ref = 0 
n_req = 16507 
total_req = 23252 

Dual Bus Interface Util: 
issued_total_row = 9174 
issued_total_col = 23252 
Row_Bus_Util =  0.112011 
CoL_Bus_Util = 0.283897 
Either_Row_CoL_Bus_Util = 0.319842 
Issued_on_Two_Bus_Simul_Util = 0.076066 
issued_two_Eff = 0.237823 
queue_avg = 13.947999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.948
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55763 n_act=4613 n_pre=4597 n_ref_event=0 n_req=16503 n_rd=14248 n_rd_L2_A=0 n_write=0 n_wr_bk=9015 bw_util=0.284
n_activity=39693 dram_eff=0.5861
bk0: 928a 64581i bk1: 920a 64526i bk2: 888a 64904i bk3: 896a 65427i bk4: 888a 64293i bk5: 876a 65161i bk6: 884a 63780i bk7: 884a 65009i bk8: 892a 64200i bk9: 884a 64441i bk10: 888a 65370i bk11: 896a 65489i bk12: 876a 65198i bk13: 880a 65432i bk14: 880a 65361i bk15: 888a 65316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720458
Row_Buffer_Locality_read = 0.778565
Row_Buffer_Locality_write = 0.353150
Bank_Level_Parallism = 7.736443
Bank_Level_Parallism_Col = 5.507424
Bank_Level_Parallism_Ready = 2.581997
write_to_read_ratio_blp_rw_average = 0.439012
GrpLevelPara = 2.900272 

BW Util details:
bwutil = 0.284031 
total_CMD = 81903 
util_bw = 23263 
Wasted_Col = 11905 
Wasted_Row = 2118 
Idle = 44617 

BW Util Bottlenecks: 
RCDc_limit = 10819 
RCDWRc_limit = 4888 
WTRc_limit = 7300 
RTWc_limit = 23162 
CCDLc_limit = 8781 
rwq = 0 
CCDLc_limit_alone = 6322 
WTRc_limit_alone = 6527 
RTWc_limit_alone = 21476 

Commands details: 
total_CMD = 81903 
n_nop = 55763 
Read = 14248 
Write = 0 
L2_Alloc = 0 
L2_WB = 9015 
n_act = 4613 
n_pre = 4597 
n_ref = 0 
n_req = 16503 
total_req = 23263 

Dual Bus Interface Util: 
issued_total_row = 9210 
issued_total_col = 23263 
Row_Bus_Util =  0.112450 
CoL_Bus_Util = 0.284031 
Either_Row_CoL_Bus_Util = 0.319158 
Issued_on_Two_Bus_Simul_Util = 0.077323 
issued_two_Eff = 0.242272 
queue_avg = 13.844181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8442
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55590 n_act=4584 n_pre=4568 n_ref_event=0 n_req=16538 n_rd=14288 n_rd_L2_A=0 n_write=0 n_wr_bk=9000 bw_util=0.2843
n_activity=40347 dram_eff=0.5772
bk0: 928a 65075i bk1: 920a 65403i bk2: 896a 64331i bk3: 888a 64774i bk4: 888a 65299i bk5: 884a 64073i bk6: 896a 64636i bk7: 888a 65514i bk8: 892a 64348i bk9: 880a 64711i bk10: 888a 65508i bk11: 892a 66148i bk12: 884a 65645i bk13: 888a 65049i bk14: 884a 64635i bk15: 892a 64053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.722820
Row_Buffer_Locality_read = 0.781145
Row_Buffer_Locality_write = 0.352444
Bank_Level_Parallism = 7.616961
Bank_Level_Parallism_Col = 5.444749
Bank_Level_Parallism_Ready = 2.502405
write_to_read_ratio_blp_rw_average = 0.456305
GrpLevelPara = 2.868359 

BW Util details:
bwutil = 0.284336 
total_CMD = 81903 
util_bw = 23288 
Wasted_Col = 12322 
Wasted_Row = 2172 
Idle = 44121 

BW Util Bottlenecks: 
RCDc_limit = 11078 
RCDWRc_limit = 5059 
WTRc_limit = 6539 
RTWc_limit = 26506 
CCDLc_limit = 9013 
rwq = 0 
CCDLc_limit_alone = 6401 
WTRc_limit_alone = 5951 
RTWc_limit_alone = 24482 

Commands details: 
total_CMD = 81903 
n_nop = 55590 
Read = 14288 
Write = 0 
L2_Alloc = 0 
L2_WB = 9000 
n_act = 4584 
n_pre = 4568 
n_ref = 0 
n_req = 16538 
total_req = 23288 

Dual Bus Interface Util: 
issued_total_row = 9152 
issued_total_col = 23288 
Row_Bus_Util =  0.111742 
CoL_Bus_Util = 0.284336 
Either_Row_CoL_Bus_Util = 0.321270 
Issued_on_Two_Bus_Simul_Util = 0.074808 
issued_two_Eff = 0.232851 
queue_avg = 13.792230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7922
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55571 n_act=4631 n_pre=4615 n_ref_event=0 n_req=16544 n_rd=14286 n_rd_L2_A=0 n_write=0 n_wr_bk=9032 bw_util=0.2847
n_activity=40146 dram_eff=0.5808
bk0: 924a 65782i bk1: 920a 66093i bk2: 896a 64888i bk3: 892a 65255i bk4: 884a 65068i bk5: 888a 64871i bk6: 892a 64330i bk7: 892a 65871i bk8: 880a 65025i bk9: 884a 64187i bk10: 884a 65070i bk11: 886a 65679i bk12: 892a 64802i bk13: 892a 66424i bk14: 892a 65423i bk15: 888a 64637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720080
Row_Buffer_Locality_read = 0.778524
Row_Buffer_Locality_write = 0.350310
Bank_Level_Parallism = 7.532792
Bank_Level_Parallism_Col = 5.334203
Bank_Level_Parallism_Ready = 2.477614
write_to_read_ratio_blp_rw_average = 0.445527
GrpLevelPara = 2.861581 

BW Util details:
bwutil = 0.284703 
total_CMD = 81903 
util_bw = 23318 
Wasted_Col = 12149 
Wasted_Row = 2180 
Idle = 44256 

BW Util Bottlenecks: 
RCDc_limit = 11068 
RCDWRc_limit = 5102 
WTRc_limit = 6901 
RTWc_limit = 23890 
CCDLc_limit = 9011 
rwq = 0 
CCDLc_limit_alone = 6378 
WTRc_limit_alone = 6118 
RTWc_limit_alone = 22040 

Commands details: 
total_CMD = 81903 
n_nop = 55571 
Read = 14286 
Write = 0 
L2_Alloc = 0 
L2_WB = 9032 
n_act = 4631 
n_pre = 4615 
n_ref = 0 
n_req = 16544 
total_req = 23318 

Dual Bus Interface Util: 
issued_total_row = 9246 
issued_total_col = 23318 
Row_Bus_Util =  0.112890 
CoL_Bus_Util = 0.284703 
Either_Row_CoL_Bus_Util = 0.321502 
Issued_on_Two_Bus_Simul_Util = 0.076090 
issued_two_Eff = 0.236670 
queue_avg = 13.593080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5931
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55646 n_act=4626 n_pre=4610 n_ref_event=0 n_req=16562 n_rd=14308 n_rd_L2_A=0 n_write=0 n_wr_bk=9008 bw_util=0.2847
n_activity=40557 dram_eff=0.5749
bk0: 928a 65175i bk1: 924a 65181i bk2: 888a 65169i bk3: 892a 66280i bk4: 888a 64741i bk5: 888a 64474i bk6: 888a 64077i bk7: 892a 64270i bk8: 888a 64704i bk9: 896a 64194i bk10: 888a 64278i bk11: 888a 65891i bk12: 888a 64816i bk13: 892a 65124i bk14: 888a 65039i bk15: 892a 64800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720669
Row_Buffer_Locality_read = 0.781451
Row_Buffer_Locality_write = 0.334665
Bank_Level_Parallism = 7.610483
Bank_Level_Parallism_Col = 5.438232
Bank_Level_Parallism_Ready = 2.525133
write_to_read_ratio_blp_rw_average = 0.451462
GrpLevelPara = 2.859834 

BW Util details:
bwutil = 0.284678 
total_CMD = 81903 
util_bw = 23316 
Wasted_Col = 12273 
Wasted_Row = 2358 
Idle = 43956 

BW Util Bottlenecks: 
RCDc_limit = 10839 
RCDWRc_limit = 5174 
WTRc_limit = 6786 
RTWc_limit = 26769 
CCDLc_limit = 9244 
rwq = 0 
CCDLc_limit_alone = 6504 
WTRc_limit_alone = 6116 
RTWc_limit_alone = 24699 

Commands details: 
total_CMD = 81903 
n_nop = 55646 
Read = 14308 
Write = 0 
L2_Alloc = 0 
L2_WB = 9008 
n_act = 4626 
n_pre = 4610 
n_ref = 0 
n_req = 16562 
total_req = 23316 

Dual Bus Interface Util: 
issued_total_row = 9236 
issued_total_col = 23316 
Row_Bus_Util =  0.112768 
CoL_Bus_Util = 0.284678 
Either_Row_CoL_Bus_Util = 0.320587 
Issued_on_Two_Bus_Simul_Util = 0.076859 
issued_two_Eff = 0.239746 
queue_avg = 13.940247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9402
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55682 n_act=4614 n_pre=4599 n_ref_event=0 n_req=16537 n_rd=14276 n_rd_L2_A=0 n_write=0 n_wr_bk=9036 bw_util=0.2846
n_activity=39749 dram_eff=0.5865
bk0: 912a 65176i bk1: 920a 65915i bk2: 888a 64530i bk3: 892a 65102i bk4: 892a 63909i bk5: 888a 64500i bk6: 892a 64017i bk7: 896a 63650i bk8: 888a 64042i bk9: 896a 64791i bk10: 892a 65282i bk11: 888a 65453i bk12: 888a 64540i bk13: 892a 65627i bk14: 880a 64941i bk15: 872a 65320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720912
Row_Buffer_Locality_read = 0.780751
Row_Buffer_Locality_write = 0.342920
Bank_Level_Parallism = 7.785057
Bank_Level_Parallism_Col = 5.552196
Bank_Level_Parallism_Ready = 2.620968
write_to_read_ratio_blp_rw_average = 0.456476
GrpLevelPara = 2.887427 

BW Util details:
bwutil = 0.284629 
total_CMD = 81903 
util_bw = 23312 
Wasted_Col = 11859 
Wasted_Row = 2104 
Idle = 44628 

BW Util Bottlenecks: 
RCDc_limit = 10636 
RCDWRc_limit = 4897 
WTRc_limit = 6348 
RTWc_limit = 24729 
CCDLc_limit = 8549 
rwq = 0 
CCDLc_limit_alone = 6070 
WTRc_limit_alone = 5732 
RTWc_limit_alone = 22866 

Commands details: 
total_CMD = 81903 
n_nop = 55682 
Read = 14276 
Write = 0 
L2_Alloc = 0 
L2_WB = 9036 
n_act = 4614 
n_pre = 4599 
n_ref = 0 
n_req = 16537 
total_req = 23312 

Dual Bus Interface Util: 
issued_total_row = 9213 
issued_total_col = 23312 
Row_Bus_Util =  0.112487 
CoL_Bus_Util = 0.284629 
Either_Row_CoL_Bus_Util = 0.320147 
Issued_on_Two_Bus_Simul_Util = 0.076969 
issued_two_Eff = 0.240418 
queue_avg = 13.677485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6775
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55633 n_act=4648 n_pre=4632 n_ref_event=0 n_req=16508 n_rd=14262 n_rd_L2_A=0 n_write=0 n_wr_bk=8984 bw_util=0.2838
n_activity=39704 dram_eff=0.5855
bk0: 920a 64411i bk1: 908a 64408i bk2: 896a 65904i bk3: 892a 64897i bk4: 890a 65144i bk5: 892a 64194i bk6: 884a 63938i bk7: 884a 64667i bk8: 892a 65118i bk9: 892a 64832i bk10: 896a 65082i bk11: 888a 65677i bk12: 880a 65570i bk13: 892a 64914i bk14: 880a 65144i bk15: 876a 65517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718440
Row_Buffer_Locality_read = 0.776609
Row_Buffer_Locality_write = 0.349065
Bank_Level_Parallism = 7.688414
Bank_Level_Parallism_Col = 5.422491
Bank_Level_Parallism_Ready = 2.538243
write_to_read_ratio_blp_rw_average = 0.452306
GrpLevelPara = 2.859672 

BW Util details:
bwutil = 0.283824 
total_CMD = 81903 
util_bw = 23246 
Wasted_Col = 12151 
Wasted_Row = 2002 
Idle = 44504 

BW Util Bottlenecks: 
RCDc_limit = 10842 
RCDWRc_limit = 4949 
WTRc_limit = 7060 
RTWc_limit = 24243 
CCDLc_limit = 8985 
rwq = 0 
CCDLc_limit_alone = 6392 
WTRc_limit_alone = 6323 
RTWc_limit_alone = 22387 

Commands details: 
total_CMD = 81903 
n_nop = 55633 
Read = 14262 
Write = 0 
L2_Alloc = 0 
L2_WB = 8984 
n_act = 4648 
n_pre = 4632 
n_ref = 0 
n_req = 16508 
total_req = 23246 

Dual Bus Interface Util: 
issued_total_row = 9280 
issued_total_col = 23246 
Row_Bus_Util =  0.113305 
CoL_Bus_Util = 0.283824 
Either_Row_CoL_Bus_Util = 0.320745 
Issued_on_Two_Bus_Simul_Util = 0.076383 
issued_two_Eff = 0.238142 
queue_avg = 13.979207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9792
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55536 n_act=4660 n_pre=4644 n_ref_event=0 n_req=16515 n_rd=14256 n_rd_L2_A=0 n_write=0 n_wr_bk=9036 bw_util=0.2844
n_activity=40269 dram_eff=0.5784
bk0: 928a 64676i bk1: 916a 64487i bk2: 888a 65313i bk3: 896a 65238i bk4: 884a 65166i bk5: 884a 65318i bk6: 888a 64637i bk7: 892a 64137i bk8: 884a 64266i bk9: 884a 64190i bk10: 888a 66058i bk11: 880a 65370i bk12: 896a 65309i bk13: 892a 65697i bk14: 872a 65312i bk15: 884a 65040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717832
Row_Buffer_Locality_read = 0.777708
Row_Buffer_Locality_write = 0.339973
Bank_Level_Parallism = 7.590772
Bank_Level_Parallism_Col = 5.367215
Bank_Level_Parallism_Ready = 2.535033
write_to_read_ratio_blp_rw_average = 0.449864
GrpLevelPara = 2.854014 

BW Util details:
bwutil = 0.284385 
total_CMD = 81903 
util_bw = 23292 
Wasted_Col = 12284 
Wasted_Row = 2200 
Idle = 44127 

BW Util Bottlenecks: 
RCDc_limit = 11071 
RCDWRc_limit = 5228 
WTRc_limit = 6641 
RTWc_limit = 24006 
CCDLc_limit = 8664 
rwq = 0 
CCDLc_limit_alone = 6213 
WTRc_limit_alone = 5952 
RTWc_limit_alone = 22244 

Commands details: 
total_CMD = 81903 
n_nop = 55536 
Read = 14256 
Write = 0 
L2_Alloc = 0 
L2_WB = 9036 
n_act = 4660 
n_pre = 4644 
n_ref = 0 
n_req = 16515 
total_req = 23292 

Dual Bus Interface Util: 
issued_total_row = 9304 
issued_total_col = 23292 
Row_Bus_Util =  0.113598 
CoL_Bus_Util = 0.284385 
Either_Row_CoL_Bus_Util = 0.321930 
Issued_on_Two_Bus_Simul_Util = 0.076053 
issued_two_Eff = 0.236242 
queue_avg = 13.704968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.705
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55572 n_act=4702 n_pre=4686 n_ref_event=0 n_req=16516 n_rd=14260 n_rd_L2_A=0 n_write=0 n_wr_bk=9024 bw_util=0.2843
n_activity=39904 dram_eff=0.5835
bk0: 924a 64221i bk1: 924a 63863i bk2: 880a 64212i bk3: 888a 65480i bk4: 876a 63902i bk5: 880a 64331i bk6: 892a 64279i bk7: 892a 63960i bk8: 884a 64583i bk9: 884a 64498i bk10: 876a 65473i bk11: 896a 65268i bk12: 896a 65016i bk13: 884a 65073i bk14: 892a 63957i bk15: 892a 64412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715306
Row_Buffer_Locality_read = 0.775245
Row_Buffer_Locality_write = 0.336436
Bank_Level_Parallism = 7.874726
Bank_Level_Parallism_Col = 5.616687
Bank_Level_Parallism_Ready = 2.652422
write_to_read_ratio_blp_rw_average = 0.443900
GrpLevelPara = 2.905867 

BW Util details:
bwutil = 0.284288 
total_CMD = 81903 
util_bw = 23284 
Wasted_Col = 11905 
Wasted_Row = 2201 
Idle = 44513 

BW Util Bottlenecks: 
RCDc_limit = 11200 
RCDWRc_limit = 5193 
WTRc_limit = 7382 
RTWc_limit = 24184 
CCDLc_limit = 9119 
rwq = 0 
CCDLc_limit_alone = 6493 
WTRc_limit_alone = 6550 
RTWc_limit_alone = 22390 

Commands details: 
total_CMD = 81903 
n_nop = 55572 
Read = 14260 
Write = 0 
L2_Alloc = 0 
L2_WB = 9024 
n_act = 4702 
n_pre = 4686 
n_ref = 0 
n_req = 16516 
total_req = 23284 

Dual Bus Interface Util: 
issued_total_row = 9388 
issued_total_col = 23284 
Row_Bus_Util =  0.114623 
CoL_Bus_Util = 0.284288 
Either_Row_CoL_Bus_Util = 0.321490 
Issued_on_Two_Bus_Simul_Util = 0.077421 
issued_two_Eff = 0.240819 
queue_avg = 14.281662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2817
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81903 n_nop=55601 n_act=4644 n_pre=4628 n_ref_event=0 n_req=16527 n_rd=14276 n_rd_L2_A=0 n_write=0 n_wr_bk=9004 bw_util=0.2842
n_activity=40269 dram_eff=0.5781
bk0: 928a 64611i bk1: 920a 64872i bk2: 896a 64342i bk3: 888a 64421i bk4: 892a 63967i bk5: 872a 64452i bk6: 892a 64372i bk7: 884a 64695i bk8: 884a 65463i bk9: 888a 64444i bk10: 884a 65819i bk11: 892a 66252i bk12: 880a 65999i bk13: 892a 65896i bk14: 896a 64506i bk15: 888a 64038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719005
Row_Buffer_Locality_read = 0.777389
Row_Buffer_Locality_write = 0.348734
Bank_Level_Parallism = 7.663200
Bank_Level_Parallism_Col = 5.444052
Bank_Level_Parallism_Ready = 2.520747
write_to_read_ratio_blp_rw_average = 0.450229
GrpLevelPara = 2.863866 

BW Util details:
bwutil = 0.284239 
total_CMD = 81903 
util_bw = 23280 
Wasted_Col = 12340 
Wasted_Row = 2070 
Idle = 44213 

BW Util Bottlenecks: 
RCDc_limit = 11221 
RCDWRc_limit = 5160 
WTRc_limit = 6981 
RTWc_limit = 25350 
CCDLc_limit = 9211 
rwq = 0 
CCDLc_limit_alone = 6489 
WTRc_limit_alone = 6320 
RTWc_limit_alone = 23289 

Commands details: 
total_CMD = 81903 
n_nop = 55601 
Read = 14276 
Write = 0 
L2_Alloc = 0 
L2_WB = 9004 
n_act = 4644 
n_pre = 4628 
n_ref = 0 
n_req = 16527 
total_req = 23280 

Dual Bus Interface Util: 
issued_total_row = 9272 
issued_total_col = 23280 
Row_Bus_Util =  0.113207 
CoL_Bus_Util = 0.284239 
Either_Row_CoL_Bus_Util = 0.321136 
Issued_on_Two_Bus_Simul_Util = 0.076310 
issued_two_Eff = 0.237625 
queue_avg = 13.898404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8984

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20384, Miss = 13372, Miss_rate = 0.656, Pending_hits = 319, Reservation_fails = 3790
L2_cache_bank[1]: Access = 20384, Miss = 13428, Miss_rate = 0.659, Pending_hits = 322, Reservation_fails = 5559
L2_cache_bank[2]: Access = 20384, Miss = 13418, Miss_rate = 0.658, Pending_hits = 342, Reservation_fails = 4508
L2_cache_bank[3]: Access = 20384, Miss = 13394, Miss_rate = 0.657, Pending_hits = 371, Reservation_fails = 5141
L2_cache_bank[4]: Access = 20384, Miss = 13440, Miss_rate = 0.659, Pending_hits = 313, Reservation_fails = 5747
L2_cache_bank[5]: Access = 20384, Miss = 13428, Miss_rate = 0.659, Pending_hits = 329, Reservation_fails = 4959
L2_cache_bank[6]: Access = 20384, Miss = 13432, Miss_rate = 0.659, Pending_hits = 374, Reservation_fails = 5772
L2_cache_bank[7]: Access = 20384, Miss = 13372, Miss_rate = 0.656, Pending_hits = 367, Reservation_fails = 5922
L2_cache_bank[8]: Access = 20384, Miss = 13404, Miss_rate = 0.658, Pending_hits = 306, Reservation_fails = 4801
L2_cache_bank[9]: Access = 20384, Miss = 13430, Miss_rate = 0.659, Pending_hits = 300, Reservation_fails = 5372
L2_cache_bank[10]: Access = 20384, Miss = 13404, Miss_rate = 0.658, Pending_hits = 363, Reservation_fails = 4959
L2_cache_bank[11]: Access = 20384, Miss = 13400, Miss_rate = 0.657, Pending_hits = 316, Reservation_fails = 5559
L2_cache_bank[12]: Access = 20384, Miss = 13444, Miss_rate = 0.660, Pending_hits = 336, Reservation_fails = 6987
L2_cache_bank[13]: Access = 20384, Miss = 13412, Miss_rate = 0.658, Pending_hits = 341, Reservation_fails = 5371
L2_cache_bank[14]: Access = 20384, Miss = 13376, Miss_rate = 0.656, Pending_hits = 334, Reservation_fails = 5784
L2_cache_bank[15]: Access = 20384, Miss = 13410, Miss_rate = 0.658, Pending_hits = 337, Reservation_fails = 4424
L2_cache_bank[16]: Access = 20384, Miss = 13412, Miss_rate = 0.658, Pending_hits = 339, Reservation_fails = 4382
L2_cache_bank[17]: Access = 20384, Miss = 13396, Miss_rate = 0.657, Pending_hits = 354, Reservation_fails = 5035
L2_cache_bank[18]: Access = 20384, Miss = 13404, Miss_rate = 0.658, Pending_hits = 306, Reservation_fails = 4655
L2_cache_bank[19]: Access = 20384, Miss = 13400, Miss_rate = 0.657, Pending_hits = 349, Reservation_fails = 3819
L2_cache_bank[20]: Access = 20384, Miss = 13440, Miss_rate = 0.659, Pending_hits = 327, Reservation_fails = 5806
L2_cache_bank[21]: Access = 20384, Miss = 13414, Miss_rate = 0.658, Pending_hits = 359, Reservation_fails = 5887
L2_cache_bank[22]: Access = 20384, Miss = 13408, Miss_rate = 0.658, Pending_hits = 294, Reservation_fails = 5130
L2_cache_bank[23]: Access = 20384, Miss = 13404, Miss_rate = 0.658, Pending_hits = 327, Reservation_fails = 3714
L2_cache_bank[24]: Access = 20384, Miss = 13428, Miss_rate = 0.659, Pending_hits = 346, Reservation_fails = 4893
L2_cache_bank[25]: Access = 20384, Miss = 13388, Miss_rate = 0.657, Pending_hits = 347, Reservation_fails = 4449
L2_cache_bank[26]: Access = 20384, Miss = 13420, Miss_rate = 0.658, Pending_hits = 344, Reservation_fails = 4358
L2_cache_bank[27]: Access = 20384, Miss = 13360, Miss_rate = 0.655, Pending_hits = 339, Reservation_fails = 4705
L2_cache_bank[28]: Access = 20384, Miss = 13384, Miss_rate = 0.657, Pending_hits = 322, Reservation_fails = 4815
L2_cache_bank[29]: Access = 20384, Miss = 13404, Miss_rate = 0.658, Pending_hits = 344, Reservation_fails = 6740
L2_cache_bank[30]: Access = 20384, Miss = 13400, Miss_rate = 0.657, Pending_hits = 306, Reservation_fails = 5623
L2_cache_bank[31]: Access = 20384, Miss = 13412, Miss_rate = 0.658, Pending_hits = 316, Reservation_fails = 5019
L2_cache_bank[32]: Access = 20384, Miss = 13428, Miss_rate = 0.659, Pending_hits = 366, Reservation_fails = 5014
L2_cache_bank[33]: Access = 20384, Miss = 13416, Miss_rate = 0.658, Pending_hits = 300, Reservation_fails = 4982
L2_cache_bank[34]: Access = 20384, Miss = 13400, Miss_rate = 0.657, Pending_hits = 343, Reservation_fails = 6211
L2_cache_bank[35]: Access = 20384, Miss = 13380, Miss_rate = 0.656, Pending_hits = 346, Reservation_fails = 6607
L2_cache_bank[36]: Access = 20384, Miss = 13360, Miss_rate = 0.655, Pending_hits = 310, Reservation_fails = 4887
L2_cache_bank[37]: Access = 20384, Miss = 13412, Miss_rate = 0.658, Pending_hits = 307, Reservation_fails = 4971
L2_cache_bank[38]: Access = 20384, Miss = 13424, Miss_rate = 0.659, Pending_hits = 361, Reservation_fails = 5710
L2_cache_bank[39]: Access = 20384, Miss = 13420, Miss_rate = 0.658, Pending_hits = 309, Reservation_fails = 5393
L2_cache_bank[40]: Access = 20384, Miss = 13396, Miss_rate = 0.657, Pending_hits = 319, Reservation_fails = 4703
L2_cache_bank[41]: Access = 20384, Miss = 13412, Miss_rate = 0.658, Pending_hits = 342, Reservation_fails = 5464
L2_cache_bank[42]: Access = 20384, Miss = 13420, Miss_rate = 0.658, Pending_hits = 326, Reservation_fails = 5435
L2_cache_bank[43]: Access = 20384, Miss = 13404, Miss_rate = 0.658, Pending_hits = 330, Reservation_fails = 4273
L2_cache_bank[44]: Access = 20384, Miss = 13388, Miss_rate = 0.657, Pending_hits = 325, Reservation_fails = 4124
L2_cache_bank[45]: Access = 20384, Miss = 13412, Miss_rate = 0.658, Pending_hits = 307, Reservation_fails = 4448
L2_cache_bank[46]: Access = 20384, Miss = 13392, Miss_rate = 0.657, Pending_hits = 321, Reservation_fails = 5698
L2_cache_bank[47]: Access = 20384, Miss = 13400, Miss_rate = 0.657, Pending_hits = 343, Reservation_fails = 6073
L2_cache_bank[48]: Access = 20384, Miss = 13432, Miss_rate = 0.659, Pending_hits = 342, Reservation_fails = 6636
L2_cache_bank[49]: Access = 20384, Miss = 13400, Miss_rate = 0.657, Pending_hits = 335, Reservation_fails = 6235
L2_cache_bank[50]: Access = 20384, Miss = 13418, Miss_rate = 0.658, Pending_hits = 338, Reservation_fails = 5474
L2_cache_bank[51]: Access = 20384, Miss = 13412, Miss_rate = 0.658, Pending_hits = 327, Reservation_fails = 6071
L2_cache_bank[52]: Access = 20384, Miss = 13416, Miss_rate = 0.658, Pending_hits = 359, Reservation_fails = 5522
L2_cache_bank[53]: Access = 20384, Miss = 13436, Miss_rate = 0.659, Pending_hits = 377, Reservation_fails = 4463
L2_cache_bank[54]: Access = 20384, Miss = 13396, Miss_rate = 0.657, Pending_hits = 321, Reservation_fails = 3920
L2_cache_bank[55]: Access = 20384, Miss = 13424, Miss_rate = 0.659, Pending_hits = 302, Reservation_fails = 3992
L2_cache_bank[56]: Access = 20384, Miss = 13408, Miss_rate = 0.658, Pending_hits = 318, Reservation_fails = 5960
L2_cache_bank[57]: Access = 20384, Miss = 13398, Miss_rate = 0.657, Pending_hits = 313, Reservation_fails = 4992
L2_cache_bank[58]: Access = 20384, Miss = 13400, Miss_rate = 0.657, Pending_hits = 350, Reservation_fails = 5247
L2_cache_bank[59]: Access = 20384, Miss = 13400, Miss_rate = 0.657, Pending_hits = 324, Reservation_fails = 4331
L2_cache_bank[60]: Access = 20384, Miss = 13400, Miss_rate = 0.657, Pending_hits = 354, Reservation_fails = 6381
L2_cache_bank[61]: Access = 20384, Miss = 13404, Miss_rate = 0.658, Pending_hits = 325, Reservation_fails = 5382
L2_cache_bank[62]: Access = 20384, Miss = 13412, Miss_rate = 0.658, Pending_hits = 340, Reservation_fails = 4267
L2_cache_bank[63]: Access = 20384, Miss = 13408, Miss_rate = 0.658, Pending_hits = 309, Reservation_fails = 3848
L2_total_cache_accesses = 1304576
L2_total_cache_misses = 858066
L2_total_cache_miss_rate = 0.6577
L2_total_cache_pending_hits = 21278
L2_total_cache_reservation_fails = 330399
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 330399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 342467
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 903168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 330399
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.065
average_pipeline_duty_cycle=5331.162109
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3356000
	Total NON REG=520704
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3359328
	Total NON REG=520704
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2252416
	Total NON REG=347136
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2246624
	Total NON REG=347136
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2254240
	Total NON REG=347136
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2250880
	Total NON REG=347136
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3360928
	Total NON REG=520704
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2244128
	Total NON REG=347136
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2242848
	Total NON REG=347136
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2250848
	Total NON REG=347136
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3355680
	Total NON REG=520704
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2247744
	Total NON REG=347136
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3369568
	Total NON REG=520704
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2250016
	Total NON REG=347136
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3354592
	Total NON REG=520704
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3363008
	Total NON REG=520704
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3358656
	Total NON REG=520704
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3358752
	Total NON REG=520704
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3360576
	Total NON REG=520704
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3356576
	Total NON REG=520704
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2247136
	Total NON REG=347136
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3363392
	Total NON REG=520704
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2250592
	Total NON REG=347136
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3367680
	Total NON REG=520704
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2250176
	Total NON REG=347136
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2250368
	Total NON REG=347136
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2250144
	Total NON REG=347136
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3357600
	Total NON REG=520704
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2238912
	Total NON REG=347136
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3366624
	Total NON REG=520704
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2245408
	Total NON REG=347136
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3367808
	Total NON REG=520704
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2251648
	Total NON REG=347136
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2253152
	Total NON REG=347136
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2254400
	Total NON REG=347136
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3360960
	Total NON REG=520704
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2249888
	Total NON REG=347136
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3363552
	Total NON REG=520704
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2249920
	Total NON REG=347136
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2246240
	Total NON REG=347136
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3354816
	Total NON REG=520704
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2250944
	Total NON REG=347136
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3363168
	Total NON REG=520704
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3356640
	Total NON REG=520704
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3365696
	Total NON REG=520704
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2253120
	Total NON REG=347136
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3352096
	Total NON REG=520704
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3364448
	Total NON REG=520704
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2250304
	Total NON REG=347136
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3359904
	Total NON REG=520704
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3356832
	Total NON REG=520704
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2248000
	Total NON REG=347136
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3354240
	Total NON REG=520704
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2248832
	Total NON REG=347136
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2252544
	Total NON REG=347136
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2247744
	Total NON REG=347136
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2251712
	Total NON REG=347136
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3362080
	Total NON REG=520704
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2246592
	Total NON REG=347136
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3356576
	Total NON REG=520704
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3357024
	Total NON REG=520704
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3353536
	Total NON REG=520704
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2252416
	Total NON REG=347136
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2254496
	Total NON REG=347136
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2251072
	Total NON REG=347136
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2249344
	Total NON REG=347136
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3363968
	Total NON REG=520704
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2251456
	Total NON REG=347136
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2248160
	Total NON REG=347136
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2251456
	Total NON REG=347136
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2248192
	Total NON REG=347136
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3355168
	Total NON REG=520704
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2248256
	Total NON REG=347136
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2251840
	Total NON REG=347136
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2249088
	Total NON REG=347136
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3355872
	Total NON REG=520704
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2248384
	Total NON REG=347136
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2252416
	Total NON REG=347136
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3357856
	Total NON REG=520704
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=52824
	Total FP Deocded Instructions=9024
	Total INT Deocded Instructions=40872
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30007296
	Total FP Acesses=123648
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7864320
	Total SP Acesses=2307840
	Total MEM Acesses=201216
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=6288
	Total REG Reads=4915968
	Total REG Writes=3368032
	Total NON REG=520704


==========Power Metrics -- Memory==========
Total memory controller accesses: 456658
Total memory controller reads: 456658
Total memory controller writes: 0
!!!Total Shared memory access: 317440
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 697856
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 18045
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 205312
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 401408
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 74677
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 903168
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 425232
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 21278
	Cache_stats[GLOBAL_ACC_R][MISS] = 114191
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 330399
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 342467
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 100352
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 903168
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

icnt_total_pkts_mem_to_simt=1304576
icnt_total_pkts_simt_to_mem=1304576
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1304576
Req_Network_cycles = 109076
Req_Network_injected_packets_per_cycle =      11.9602 
Req_Network_conflicts_per_cycle =      13.7049
Req_Network_conflicts_per_cycle_util =      21.2676
Req_Bank_Level_Parallism =      18.5602
Req_Network_in_buffer_full_per_cycle =       0.9697
Req_Network_in_buffer_avg_util =      74.2645
Req_Network_out_buffer_full_per_cycle =       0.1025
Req_Network_out_buffer_avg_util =      22.8341

Reply_Network_injected_packets_num = 1304576
Reply_Network_cycles = 109076
Reply_Network_injected_packets_per_cycle =       11.9602
Reply_Network_conflicts_per_cycle =       14.3121
Reply_Network_conflicts_per_cycle_util =      21.6379
Reply_Bank_Level_Parallism =      18.0822
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      10.3187
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1495
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 33 sec (693 sec)
gpgpu_simulation_rate = 152989 (inst/sec)
gpgpu_simulation_rate = 157 (cycle/sec)
gpgpu_silicon_slowdown = 7210191x
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
