<div id="pf2d2" class="pf w0 h0" data-page-no="2d2"><div class="pc pc2d2 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2d2.png"/><div class="t m0 x9 he y1c7 ff1 fs1 fc0 sc0 ls0 ws0">39.1.2<span class="_ _b"> </span>Modes of operation</div><div class="t m0 x9 h1b y3fdd ff1 fsc fc0 sc0 ls0 ws0">39.1.2.1<span class="_ _b"> </span>Stop mode</div><div class="t m0 x9 hf y3b20 ff3 fs5 fc0 sc0 ls0 ws0">The UART will remain functional during Stop mode, provided the asynchronous transmit</div><div class="t m0 x9 hf y3b21 ff3 fs5 fc0 sc0 ls0 ws0">and receive clock remains enabled. The UART can generate an interrupt or DMA request</div><div class="t m0 x9 hf y3fde ff3 fs5 fc0 sc0 ls0 ws0">to cause a wakeup from Stop mode.</div><div class="t m0 x9 h1b y3fdf ff1 fsc fc0 sc0 ls0 ws0">39.1.2.2<span class="_ _b"> </span>Wait mode</div><div class="t m0 x9 hf y3fe0 ff3 fs5 fc0 sc0 ls0 ws0">The UART can be configured to Stop in Wait modes, when the DOZEEN bit is set. The</div><div class="t m0 x9 hf y3fe1 ff3 fs5 fc0 sc0 ls0 ws0">transmitter and receiver will finish transmitting/receiving the current word.</div><div class="t m0 x9 h1b y3fe2 ff1 fsc fc0 sc0 ls0 ws0">39.1.2.3<span class="_ _b"> </span>Debug mode</div><div class="t m0 x9 hf y2501 ff3 fs5 fc0 sc0 ls0 ws0">The UART remains functional in debug mode.</div><div class="t m0 x9 he y3fe3 ff1 fs1 fc0 sc0 ls0 ws0">39.1.3<span class="_ _b"> </span>Block diagram</div><div class="t m0 x9 hf y2022 ff3 fs5 fc0 sc0 ls0 ws0">The following figure shows the transmitter portion of the UART.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Introduction</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">722<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
