Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov  8 09:48:14 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/inverter_hls_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.469ns (17.111%)  route 2.272ns (82.889%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.672     0.672    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X53Y87         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/Q
                         net (fo=13, routed)          0.595     1.513    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_0[7]
    SLICE_X52Y86         LUT5 (Prop_lut5_I2_O)        0.158     1.671 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ireg[8]_i_3/O
                         net (fo=33, routed)          1.247     2.918    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/vld_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.065     2.983 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.430     3.413    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.638    10.638    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)       -0.121    10.482    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.472ns (18.476%)  route 2.083ns (81.524%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.672     0.672    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X53Y87         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/Q
                         net (fo=13, routed)          0.595     1.513    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_0[7]
    SLICE_X52Y86         LUT5 (Prop_lut5_I2_O)        0.158     1.671 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ireg[8]_i_3/O
                         net (fo=33, routed)          1.117     2.788    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/vld_in
    SLICE_X51Y82         LUT4 (Prop_lut4_I0_O)        0.068     2.856 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.371     3.227    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.638    10.638    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/ap_clk
    SLICE_X51Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)       -0.136    10.467    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.472ns (21.442%)  route 1.729ns (78.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.672     0.672    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X53Y87         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/Q
                         net (fo=13, routed)          0.595     1.513    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_0[7]
    SLICE_X52Y86         LUT5 (Prop_lut5_I2_O)        0.158     1.671 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ireg[8]_i_3/O
                         net (fo=33, routed)          0.886     2.557    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/vld_in
    SLICE_X52Y82         LUT4 (Prop_lut4_I0_O)        0.068     2.625 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.248     2.873    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X52Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.638    10.638    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X52Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X52Y82         FDRE (Setup_fdre_C_D)       -0.117    10.486    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.469ns (21.727%)  route 1.690ns (78.273%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.672     0.672    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X53Y87         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/Q
                         net (fo=13, routed)          0.595     1.513    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_0[7]
    SLICE_X52Y86         LUT5 (Prop_lut5_I2_O)        0.158     1.671 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ireg[8]_i_3/O
                         net (fo=33, routed)          0.632     2.303    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/vld_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.065     2.368 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.463     2.831    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.638    10.638    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/ap_clk
    SLICE_X48Y85         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)       -0.133    10.470    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.470    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.457ns (19.675%)  route 1.866ns (80.325%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.672     0.672    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X53Y87         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/Q
                         net (fo=13, routed)          0.595     1.513    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_0[7]
    SLICE_X52Y86         LUT5 (Prop_lut5_I2_O)        0.158     1.671 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ireg[8]_i_3/O
                         net (fo=33, routed)          1.271     2.942    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/vld_in
    SLICE_X50Y82         LUT6 (Prop_lut6_I4_O)        0.053     2.995 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.995    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg[0]_i_1_n_0
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.638    10.638    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)        0.073    10.676    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -2.995    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.457ns (20.088%)  route 1.818ns (79.912%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.672     0.672    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X53Y87         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]/Q
                         net (fo=13, routed)          0.595     1.513    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_0[7]
    SLICE_X52Y86         LUT5 (Prop_lut5_I2_O)        0.158     1.671 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ireg[8]_i_3/O
                         net (fo=33, routed)          1.223     2.894    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/vld_in
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.053     2.947 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     2.947    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.638    10.638    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)        0.071    10.674    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                  7.727    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.376ns (21.775%)  route 1.351ns (78.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.672     0.672    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          0.889     1.869    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/Q[1]
    SLICE_X54Y86         LUT4 (Prop_lut4_I0_O)        0.068     1.937 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_1__0/O
                         net (fo=9, routed)           0.462     2.399    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_1__0_n_0
    SLICE_X54Y86         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.638    10.638    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X54Y86         FDRE (Setup_fdre_C_R)       -0.463    10.140    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.376ns (21.775%)  route 1.351ns (78.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.672     0.672    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          0.889     1.869    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/Q[1]
    SLICE_X54Y86         LUT4 (Prop_lut4_I0_O)        0.068     1.937 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_1__0/O
                         net (fo=9, routed)           0.462     2.399    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_1__0_n_0
    SLICE_X54Y86         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.638    10.638    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X54Y86         FDRE (Setup_fdre_C_R)       -0.463    10.140    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.376ns (21.775%)  route 1.351ns (78.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.672     0.672    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          0.889     1.869    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/Q[1]
    SLICE_X54Y86         LUT4 (Prop_lut4_I0_O)        0.068     1.937 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_1__0/O
                         net (fo=9, routed)           0.462     2.399    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_1__0_n_0
    SLICE_X54Y86         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.638    10.638    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X54Y86         FDRE (Setup_fdre_C_R)       -0.463    10.140    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.414ns (18.649%)  route 1.806ns (81.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.672     0.672    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.308     0.980 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.239     2.219    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]_1[0]
    SLICE_X51Y83         LUT6 (Prop_lut6_I5_O)        0.053     2.272 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int[0]_i_2__3/O
                         net (fo=1, routed)           0.566     2.839    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int[0]_i_2__3_n_0
    SLICE_X51Y82         LUT5 (Prop_lut5_I3_O)        0.053     2.892 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     2.892    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int[0]_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.638    10.638    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/ap_clk
    SLICE_X51Y82         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)        0.035    10.638    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  7.746    




