#Build: Synplify Pro (R) P-2019.03G-Beta4, Build 231R, Aug  2 2019
#install: D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-KENK8J7

# Fri Nov 22 22:13:44 2019

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-KENK8J7

Implementation : rev_1
Synopsys HDL Compiler, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-KENK8J7

Implementation : rev_1
Synopsys Verilog Compiler, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\i2c_ov5640_rgb565_cfg.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\cmos_capture_data.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\i2c_dri.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\vga_driver.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\gowin_pll\gowin_pll.v" (library work)
@W: CS141 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\gowin_pll\gowin_pll.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_memory_interface\psram_memory_interface.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_fifo.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\gowin_pll2\gowin_pll\gowin_pll_160M.v" (library work)
@W: CS141 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\gowin_pll2\gowin_pll\gowin_pll_160M.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\wrfifo.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\rdfifo.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\B_v.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\div_rill.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\divider.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\key_filter.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\ErosionDilationBin.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\RAM_based_shift_reg_top\RAM_based_shift_reg_top.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\RAM_shift_top.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\VIP_Matrix_Generate_3X3_1Bit.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\VIP_Bit_Dilation_Detector.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\VIP_Bit_Erosion_Detector.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v" (library work)
@I::"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\VGA_OUT.v" (library work)
Verilog syntax check successful!
Selecting top level module ov5640_rgb565_1024x768_vga_top
@N: CG364 :"D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v":1843:7:1843:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\gowin_pll\gowin_pll.v":8:7:8:15|Synthesizing module Gowin_PLL in library work.
Running optimization stage 1 on Gowin_PLL .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\i2c_ov5640_rgb565_cfg.v":3:7:3:27|Synthesizing module i2c_ov5640_rgb565_cfg in library work.

	CMOS_H_PIXEL=24'b000000000000010000000000
	CMOS_V_PIXEL=24'b000000000000001100000000
	REG_NUM=8'b11111000
	TOTAL_H_PIXEL=24'b000000000000100011000000
	TOTAL_V_PIXEL=24'b000000000000010011111000
   Generated name = i2c_ov5640_rgb565_cfg_1024_768_248_2240_1272
Running optimization stage 1 on i2c_ov5640_rgb565_cfg_1024_768_248_2240_1272 .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\i2c_dri.v":3:7:3:13|Synthesizing module i2c_dri in library work.

	SLAVE_ADDR=7'b0111100
	CLK_FREQ=26'b11110111111101001001000000
	I2C_FREQ=18'b111101000010010000
	st_idle=8'b00000001
	st_sladdr=8'b00000010
	st_addr16=8'b00000100
	st_addr8=8'b00001000
	st_data_wr=8'b00010000
	st_addr_rd=8'b00100000
	st_data_rd=8'b01000000
	st_stop=8'b10000000
   Generated name = i2c_dri_Z1
Running optimization stage 1 on i2c_dri_Z1 .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\cmos_capture_data.v":2:7:2:23|Synthesizing module cmos_capture_data in library work.
Running optimization stage 1 on cmos_capture_data .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\gowin_pll2\gowin_pll\gowin_pll_160M.v":8:7:8:20|Synthesizing module Gowin_PLL_160M in library work.
Running optimization stage 1 on Gowin_PLL_160M .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v":1908:7:1908:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Running optimization stage 1 on INV .......
Running optimization stage 1 on LUT2 .......
Running optimization stage 1 on DFFC .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on DHCEN .......
Running optimization stage 1 on DLL .......
Running optimization stage 1 on DFFCE .......
Running optimization stage 1 on ALU .......
Running optimization stage 1 on OBUF .......
Running optimization stage 1 on IOBUF .......
Running optimization stage 1 on ELVDS_OBUF .......
Running optimization stage 1 on IODELAY .......
Running optimization stage 1 on LUT4 .......
Running optimization stage 1 on LUT3 .......
Running optimization stage 1 on SDPX9 .......
Running optimization stage 1 on OSER4 .......
Running optimization stage 1 on IDES4 .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on \~psram_lane.PSRAM_Memory_Interface_Top__Z2  .......
Running optimization stage 1 on \~psram_lane.PSRAM_Memory_Interface_Top__Z1  .......
Running optimization stage 1 on \~psram_wd.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 1 on MUX2_LUT5 .......
Running optimization stage 1 on MUX2_LUT6 .......
Running optimization stage 1 on \~psram_init.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 1 on DFFP .......
Running optimization stage 1 on DFFPE .......
Running optimization stage 1 on \~psram_sync.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 1 on \~psram_top.PSRAM_Memory_Interface_Top_  .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_memory_interface\psram_memory_interface.v":13742:7:13742:32|Synthesizing module PSRAM_Memory_Interface_Top in library work.
Running optimization stage 1 on PSRAM_Memory_Interface_Top .......
@W: CL168 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_memory_interface\psram_memory_interface.v":13839:6:13839:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on DFFNP .......
Running optimization stage 1 on SDP .......
Running optimization stage 1 on \~fifo.wrfifo_  .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\wrfifo.v":2431:7:2431:12|Synthesizing module wrfifo in library work.
Running optimization stage 1 on wrfifo .......
@W: CL168 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\wrfifo.v":2493:6:2493:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on \~fifo.rdfifo_  .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\rdfifo.v":2792:7:2792:12|Synthesizing module rdfifo in library work.
Running optimization stage 1 on rdfifo .......
@W: CL168 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\rdfifo.v":2854:6:2854:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_fifo.v":2:7:2:16|Synthesizing module psram_fifo in library work.
@N: CG179 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_fifo.v":202:17:202:17|Removing redundant assignment.
@N: CG179 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_fifo.v":217:17:217:17|Removing redundant assignment.
@N: CG179 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_fifo.v":221:17:221:17|Removing redundant assignment.
@W: CS263 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_fifo.v":436:8:436:14|Port-width mismatch for port Rnum. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_fifo.v":456:8:456:14|Port-width mismatch for port Wnum. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CG133 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_fifo.v":286:9:286:18|Object stage_burd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on psram_fifo .......
@A: CL282 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_fifo.v":200:0:200:5|Feedback mux created for signal s. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_fifo.v":200:0:200:5|Feedback mux created for signal cmd. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\vga_driver.v":3:7:3:16|Synthesizing module vga_driver in library work.
Running optimization stage 1 on vga_driver .......
Running optimization stage 1 on DFFS .......
Running optimization stage 1 on DFF .......
Running optimization stage 1 on DFFE .......
Running optimization stage 1 on DFFR .......
Running optimization stage 1 on \(qdiv)/(Divider_Top)_17s_1s .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\divider.v":2294:7:2294:17|Synthesizing module Divider_Top in library work.
Running optimization stage 1 on Divider_Top .......
@W: CL168 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\divider.v":2333:6:2333:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":1:7:1:17|Synthesizing module rgb2hsv_top in library work.
Running optimization stage 1 on rgb2hsv_top .......
@N: CL189 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Register bit G_reg[1] is always 0.
@N: CL189 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Register bit G_reg[0] is always 0.
@N: CL189 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Register bit R_reg[2] is always 0.
@N: CL189 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Register bit R_reg[1] is always 0.
@N: CL189 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Register bit R_reg[0] is always 0.
@N: CL189 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":58:0:58:5|Register bit max[1] is always 0.
@N: CL189 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":58:0:58:5|Register bit max[0] is always 0.
@W: CL279 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":58:0:58:5|Pruning register bits 1 to 0 of max[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Pruning register bits 1 to 0 of G_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Pruning register bits 2 to 0 of R_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\B_v.v":1:7:1:9|Synthesizing module B_v in library work.
Running optimization stage 1 on B_v .......
Running optimization stage 1 on SP .......
Running optimization stage 1 on \~RAM_based_shift_reg.RAM_based_shift_reg_top_  .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\RAM_based_shift_reg_top\RAM_based_shift_reg_top.v":364:7:364:29|Synthesizing module RAM_based_shift_reg_top in library work.
Running optimization stage 1 on RAM_based_shift_reg_top .......
@W: CL168 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\RAM_based_shift_reg_top\RAM_based_shift_reg_top.v":397:6:397:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\RAM_shift_top.v":1:7:1:19|Synthesizing module RAM_shift_top in library work.
@W: CG360 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\RAM_shift_top.v":10:8:10:15|Removing wire shiftout, as there is no assignment to it.
Running optimization stage 1 on RAM_shift_top .......
@W: CL318 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\RAM_shift_top.v":10:8:10:15|*Output shiftout has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\VIP_Matrix_Generate_3X3_1Bit.v":34:7:34:34|Synthesizing module VIP_Matrix_Generate_3X3_1Bit in library work.

	IMG_HDISP=11'b10000000000
	IMG_VDISP=11'b01100000000
   Generated name = VIP_Matrix_Generate_3X3_1Bit_1024_768
@N: CG179 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\VIP_Matrix_Generate_3X3_1Bit.v":77:16:77:24|Removing redundant assignment.
Running optimization stage 1 on VIP_Matrix_Generate_3X3_1Bit_1024_768 .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\VIP_Bit_Erosion_Detector.v":34:7:34:30|Synthesizing module VIP_Bit_Erosion_Detector in library work.
Running optimization stage 1 on VIP_Bit_Erosion_Detector .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v":1:7:1:12|Synthesizing module shibie in library work.
@N: CG179 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v":36:17:36:21|Removing redundant assignment.
@N: CG179 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v":50:17:50:21|Removing redundant assignment.
@N: CG179 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v":64:17:64:21|Removing redundant assignment.
@N: CG179 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v":76:17:76:21|Removing redundant assignment.
@N: CG179 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v":88:17:88:21|Removing redundant assignment.
@N: CG179 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v":100:17:100:21|Removing redundant assignment.
Running optimization stage 1 on shibie .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\VGA_OUT.v":1:7:1:13|Synthesizing module VGA_OUT in library work.
Running optimization stage 1 on VGA_OUT .......
@N: CG364 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v":3:7:3:36|Synthesizing module ov5640_rgb565_1024x768_vga_top in library work.
@W: CG781 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v":323:11:323:11|Input vga_en on instance rgb2hsv_top1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v":337:17:337:26|Port-width mismatch for port VGA_out. The port definition is 16 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\ov5640_rgb565_1024x768_vga_top.v":385:7:385:7|Input rst_n on instance VGA_OUT_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on ov5640_rgb565_1024x768_vga_top .......
Running optimization stage 2 on ov5640_rgb565_1024x768_vga_top .......
Running optimization stage 2 on VGA_OUT .......
@N: CL159 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\VGA_OUT.v":4:7:4:11|Input rst_n is unused.
Running optimization stage 2 on shibie .......
@W: CL190 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v":26:0:26:5|Optimizing register bit cnt_x[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v":26:0:26:5|Pruning register bit 10 of cnt_x[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v":67:0:67:5|Optimizing register bit x_max[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\shibie.v":67:0:67:5|Pruning register bit 10 of x_max[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on VIP_Bit_Erosion_Detector .......
Running optimization stage 2 on VIP_Matrix_Generate_3X3_1Bit_1024_768 .......
Running optimization stage 2 on RAM_shift_top .......
Running optimization stage 2 on RAM_based_shift_reg_top .......
Running optimization stage 2 on \~RAM_based_shift_reg.RAM_based_shift_reg_top_  .......
Running optimization stage 2 on SP .......
Running optimization stage 2 on B_v .......
@W: CL279 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\B_v.v":23:0:23:5|Pruning register bits 15 to 1 of VGA_out[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on rgb2hsv_top .......
@N: CL159 :"C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rgb2hsv_top.v":4:10:4:15|Input vga_en is unused.
Running optimization stage 2 on Divider_Top .......
Running optimization stage 2 on \(qdiv)/(Divider_Top)_17s_1s .......
Running optimization stage 2 on DFFR .......
Running optimization stage 2 on DFFE .......
Running optimization stage 2 on DFF .......
Running optimization stage 2 on DFFS .......
Running optimization stage 2 on vga_driver .......
Running optimization stage 2 on psram_fifo .......
Running optimization stage 2 on rdfifo .......
Running optimization stage 2 on \~fifo.rdfifo_  .......
Running optimization stage 2 on wrfifo .......
Running optimization stage 2 on \~fifo.wrfifo_  .......
Running optimization stage 2 on SDP .......
Running optimization stage 2 on DFFNP .......
Running optimization stage 2 on PSRAM_Memory_Interface_Top .......
Running optimization stage 2 on \~psram_top.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on \~psram_sync.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on DFFPE .......
Running optimization stage 2 on DFFP .......
Running optimization stage 2 on \~psram_init.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on MUX2_LUT6 .......
Running optimization stage 2 on MUX2_LUT5 .......
Running optimization stage 2 on \~psram_wd.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on \~psram_lane.PSRAM_Memory_Interface_Top__Z1  .......
Running optimization stage 2 on \~psram_lane.PSRAM_Memory_Interface_Top__Z2  .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on IDES4 .......
Running optimization stage 2 on OSER4 .......
Running optimization stage 2 on SDPX9 .......
Running optimization stage 2 on LUT3 .......
Running optimization stage 2 on LUT4 .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on ELVDS_OBUF .......
Running optimization stage 2 on IOBUF .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on ALU .......
Running optimization stage 2 on DFFCE .......
Running optimization stage 2 on DLL .......
Running optimization stage 2 on DHCEN .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on DFFC .......
Running optimization stage 2 on LUT2 .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on GSR .......
Running optimization stage 2 on Gowin_PLL_160M .......
Running optimization stage 2 on cmos_capture_data .......
Running optimization stage 2 on i2c_dri_Z1 .......
Running optimization stage 2 on i2c_ov5640_rgb565_cfg_1024_768_248_2240_1272 .......
Running optimization stage 2 on Gowin_PLL .......
Running optimization stage 2 on PLL .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 121MB peak: 124MB)

Process took 0h:00m:28s realtime, 0h:00m:27s cputime

Process completed successfully.
# Fri Nov 22 22:14:12 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-KENK8J7

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 22 22:14:13 2019

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 19MB peak: 19MB)

Process took 0h:00m:28s realtime, 0h:00m:28s cputime

Process completed successfully.
# Fri Nov 22 22:14:13 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-KENK8J7

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 96MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 22 22:14:15 2019

###########################################################]
Premap Report

# Fri Nov 22 22:14:15 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-KENK8J7

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1429R, Built Aug 27 2019 09:36:45


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\impl\synthesize\rev_1\04_ov5640_vga_scck.rpt 
Printing clock  summary report in "C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\impl\synthesize\rev_1\04_ov5640_vga_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)

@N: FX493 |Applying initial value "000000000000000000000" on instance psram_wr_addr[20:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "000000000000000000000" on instance psram_rd_addr[20:0].
@N: MO111 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\ram_shift_top.v":10:8:10:15|Tristate driver shiftout (in view: work.RAM_shift_top(verilog)) on net shiftout (in view: work.RAM_shift_top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\i2c_dri.v":159:0:159:5|Removing sequential instance i2c_data_r[7:0] (in view: work.i2c_dri_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 228MB peak: 228MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 231MB peak: 231MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 231MB peak: 232MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 231MB peak: 232MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 232MB peak: 232MB)



Clock Summary
******************

          Start                                                                    Requested      Requested     Clock                                                                              Clock                     Clock
Level     Clock                                                                    Frequency      Period        Type                                                                               Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                   1955.8 MHz     0.511         system                                                                             system_clkgroup           0    
                                                                                                                                                                                                                                  
0 -       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock          190.0 MHz      5.263         inferred                                                                           Autoconstr_clkgroup_3     656  
1 .         _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     190.0 MHz      5.263         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3     8    
1 .         _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     190.0 MHz      5.263         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3     8    
1 .         _~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          190.0 MHz      5.263         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3     2    
                                                                                                                                                                                                                                  
0 -       ov5640_rgb565_1024x768_vga_top|cam_pclk                                  97.8 MHz       10.225        inferred                                                                           Autoconstr_clkgroup_2     471  
                                                                                                                                                                                                                                  
0 -       Gowin_PLL|clkout_inferred_clock                                          150.0 MHz      6.667         inferred                                                                           Autoconstr_clkgroup_1     106  
1 .         i2c_dri_Z1|dri_clk_derived_clock                                       150.0 MHz      6.667         derived (from Gowin_PLL|clkout_inferred_clock)                                     Autoconstr_clkgroup_1     93   
                                                                                                                                                                                                                                  
0 -       _~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock          150.0 MHz      6.667         inferred                                                                           Autoconstr_clkgroup_4     38   
                                                                                                                                                                                                                                  
0 -       ov5640_rgb565_1024x768_vga_top|sys_clk                                   225.5 MHz      4.434         inferred                                                                           Autoconstr_clkgroup_0     29   
==================================================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                       Clock     Source                                                                                                         Clock Pin                                                                                                                    Non-clock Pin                                                                                                                        Non-clock Pin                                                                              
Clock                                                                  Load      Pin                                                                                                            Seq Example                                                                                                                  Seq Example                                                                                                                          Comb Example                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 0         -                                                                                                              -                                                                                                                            -                                                                                                                                    -                                                                                          
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        656       psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.clkdiv.CLKOUT(CLKDIV)                                        psram_fifo.temp_a.C                                                                                                          psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\iserdes_gen\[7\]\.u_ides4.PCLK     -                                                                                          
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     8         psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_init.\\read_calibration\[0\]\.VALUE\[0\].Q(DFFC)     psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\dq_iodelay_gen0\[0\]\.genblk1\[0\]\.iodelay.VALUE             -                                                                                                                                    -                                                                                          
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     8         psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_init.\\read_calibration\[1\]\.VALUE\[1\].Q(DFFC)     psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\dq_iodelay_gen0\[1\]\.genblk1\[5\]\.iodelay.VALUE             -                                                                                                                                    -                                                                                          
_~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          2         psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\step_Z\[0\].Q(DFFCE)                            psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\ck_delay\[0\]\.iodelay.VALUE                                  -                                                                                                                                    -                                                                                          
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
ov5640_rgb565_1024x768_vga_top|cam_pclk                                471       cam_pclk(port)                                                                                                 shibie_1.cnt_x[9:0].C                                                                                                        -                                                                                                                                    VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.clk.I[0](and)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
Gowin_PLL|clkout_inferred_clock                                        106       Gowin_PLL_65M.pll_inst.CLKOUT(PLL)                                                                             u_i2c_dri.dri_clk.C                                                                                                          -                                                                                                                                    -                                                                                          
i2c_dri_Z1|dri_clk_derived_clock                                       93        u_i2c_dri.dri_clk.Q[0](dffse)                                                                                  u_i2c_dri.data_wr_t[7:0].C                                                                                                   -                                                                                                                                    -                                                                                          
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
_~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock        38        psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_dqce_clk_x2p.CLKOUT(DHCEN)                                 psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\genblk1\.u_ck_gen.FCLK     -                                                                                                                                    -                                                                                          
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
ov5640_rgb565_1024x768_vga_top|sys_clk                                 29        sys_clk(port)                                                                                                  led2.C                                                                                                                       -                                                                                                                                    -                                                                                          
=============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT529 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\cmos_capture_data.v":70:0:70:5|Found inferred clock ov5640_rgb565_1024x768_vga_top|cam_pclk which controls 471 sequential elements including u_cmos_capture_data.cmos_ps_cnt[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
8 gated/generated clock tree(s) driving 1366 clock pin(s) of sequential element(s)
0 instances converted, 1366 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_5       sys_clk             port                   29         led1           
=======================================================================================
========================================================================== Gated/Generated Clocks ===========================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Unconverted Fanout     Sample Instance                  Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_i2c_dri.dri_clk.Q[0]            dffse                  93                     u_i2c_dri.scl                    Derived clock on input (not legal for GCC)
@KP:ckid0_2       Gowin_PLL_65M.pll_inst.CLKOUT     PLL                    106                    u_i2c_dri.clk_cnt[9:0]           Black box on clock path                   
@KP:ckid0_3       cam_pclk                          port                   471                    ENCRYPTED                        Inferred clock from port                  
@KP:ckid0_4       ENCRYPTED                         CLKDIV                 640                    psram_fifo.psram_rd_addr[20]     Black box on clock path                   
@KP:ckid0_6       ENCRYPTED                         DHCEN                  38                     ENCRYPTED                        Black box on clock path                   
@KP:ckid0_7       ENCRYPTED                         DFFC                   8                      ENCRYPTED                        Derived clock on input (not legal for GCC)
@KP:ckid0_9       ENCRYPTED                         DFFC                   8                      ENCRYPTED                        Derived clock on input (not legal for GCC)
@KP:ckid0_11      ENCRYPTED                         DFFCE                  2                      ENCRYPTED                        Derived clock on input (not legal for GCC)
=============================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\impl\synthesize\rev_1\04_ov5640_vga.sap.

Starting constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 232MB peak: 232MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 232MB peak: 233MB)


Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 232MB peak: 233MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 233MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Fri Nov 22 22:14:21 2019

###########################################################]
Map & Optimize Report

# Fri Nov 22 22:14:21 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: D:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-KENK8J7

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1429R, Built Aug 27 2019 09:36:45


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)

@N: MO111 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\ram_shift_top.v":10:8:10:15|Tristate driver shiftout (in view: work.RAM_shift_top(verilog)) on net shiftout (in view: work.RAM_shift_top(verilog)) has its enable tied to GND.
@W: MO171 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\psram_fifo.v":83:0:83:5|Sequential instance psram_fifo.wr_load_r1 is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\psram_fifo.v":95:0:95:5|Sequential instance psram_fifo.rd_load_r1 is reduced to a combinational gate by constant propagation. 

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 231MB peak: 231MB)

@N: MO231 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\shibie.v":26:0:26:5|Found counter in view:work.ov5640_rgb565_1024x768_vga_top(verilog) instance shibie_1.cnt_x[9:0] 
@N: MO231 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\vga_driver.v":86:0:86:5|Found counter in view:work.ov5640_rgb565_1024x768_vga_top(verilog) instance u_vga_driver.cnt_h[10:0] 
@N: MO231 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\i2c_ov5640_rgb565_cfg.v":34:0:34:5|Found counter in view:work.i2c_ov5640_rgb565_cfg_1024_768_248_2240_1272(verilog) instance start_init_cnt[14:0] 
@N: MO231 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\i2c_ov5640_rgb565_cfg.v":42:0:42:5|Found counter in view:work.i2c_ov5640_rgb565_cfg_1024_768_248_2240_1272(verilog) instance init_reg_cnt[7:0] 
@N: MO231 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\psram_fifo.v":290:0:290:5|Found counter in view:work.psram_fifo(verilog) instance cnt_wr[5:0] 
@N: MO231 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\psram_fifo.v":353:0:353:5|Found counter in view:work.psram_fifo(verilog) instance cnt_Tcmd[5:0] 
@N: MF179 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\vga_out.v":38:7:38:18|Found 11 by 11 bit equality operator ('==') un1_y_max (in view: work.VGA_OUT(verilog))
@N: MF179 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\vga_out.v":40:12:40:23|Found 11 by 11 bit equality operator ('==') un1_x_min (in view: work.VGA_OUT(verilog))
@N: MF179 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\vga_out.v":42:12:42:23|Found 10 by 10 bit equality operator ('==') un1_x_max (in view: work.VGA_OUT(verilog))
@N: MF179 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\vga_out.v":44:12:44:23|Found 11 by 11 bit equality operator ('==') un1_y_min (in view: work.VGA_OUT(verilog))

Starting factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 234MB peak: 234MB)

@N: BN362 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\vip_bit_erosion_detector.v":140:0:140:5|Removing sequential instance VIP_Bit_Erosion_Detector.per_frame_vsync_r[1] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\vip_matrix_generate_3x3_1bit.v":147:0:147:5|Removing sequential instance VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.matrix_p31 (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\vip_bit_erosion_detector.v":140:0:140:5|Removing sequential instance VIP_Bit_Erosion_Detector.per_frame_vsync_r[0] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\vip_matrix_generate_3x3_1bit.v":105:0:105:5|Removing sequential instance VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.per_frame_vsync_r[1] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\vip_matrix_generate_3x3_1bit.v":105:0:105:5|Removing sequential instance VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.per_frame_vsync_r[0] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 238MB peak: 238MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 242MB peak: 243MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 243MB peak: 243MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 243MB peak: 243MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 243MB peak: 243MB)

@N: MO106 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\i2c_ov5640_rgb565_cfg.v":74:8:74:11|Found ROM u_i2c_cfg.i2c_data_2[23:2] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 248 words by 22 bits.

Finished preparing to map (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 244MB peak: 245MB)


Finished technology mapping (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 296MB peak: 296MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		    -4.35ns		2595 /       462
   2		0h:00m:18s		    -4.35ns		2589 /       462
   3		0h:00m:18s		    -2.83ns		2589 /       462
   4		0h:00m:18s		    -2.83ns		2589 /       462
   5		0h:00m:19s		    -2.83ns		2589 /       462

   6		0h:00m:20s		    -2.60ns		2593 /       462
   7		0h:00m:20s		    -2.77ns		2604 /       462
   8		0h:00m:20s		    -2.53ns		2607 /       462
   9		0h:00m:20s		    -2.24ns		2614 /       462
  10		0h:00m:20s		    -2.32ns		2616 /       462
  11		0h:00m:20s		    -2.19ns		2618 /       462
  12		0h:00m:20s		    -2.26ns		2624 /       462
  13		0h:00m:21s		    -2.26ns		2625 /       462
  14		0h:00m:21s		    -2.26ns		2627 /       462
  15		0h:00m:21s		    -2.40ns		2628 /       462
@N: FX271 :|Replicating instance psram_fifo.rst_n_i (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 175 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":58:0:58:5|Replicating instance rgb2hsv_top1.max[3] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":58:0:58:5|Replicating instance rgb2hsv_top1.max[2] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.G_reg[7] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.G_reg[2] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":58:0:58:5|Replicating instance rgb2hsv_top1.max[4] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":58:0:58:5|Replicating instance rgb2hsv_top1.max[5] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.G_reg[3] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":58:0:58:5|Replicating instance rgb2hsv_top1.max[6] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":58:0:58:5|Replicating instance rgb2hsv_top1.max[7] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.G_reg[4] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.G_reg[5] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.G_reg[6] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":75:0:75:5|Replicating instance rgb2hsv_top1.min[0] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":75:0:75:5|Replicating instance rgb2hsv_top1.min[1] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.R_reg[7] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.R_reg[3] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.R_reg[4] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.R_reg[5] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.R_reg[6] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
Timing driven replication report
Added 19 Registers via timing driven replication
Added 7 LUTs via timing driven replication

@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.B_reg[7] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.B_reg[3] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.B_reg[4] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.B_reg[2] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.B_reg[5] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.B_reg[6] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.B_reg[0] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":52:0:52:5|Replicating instance rgb2hsv_top1.B_reg[1] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":75:0:75:5|Replicating instance rgb2hsv_top1.min[3] (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 1 LUTs via timing driven replication

  16		0h:00m:21s		    -2.18ns		2639 /       490
  17		0h:00m:21s		    -2.04ns		2640 /       490
  18		0h:00m:21s		    -2.01ns		2651 /       490
  19		0h:00m:22s		    -2.17ns		2651 /       490

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 302MB peak: 303MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: BN114 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":141:20:141:33|Removing instance rgb2hsv_top1.un44_h_dividend_cry_0_0 (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":141:20:141:33|Removing instance rgb2hsv_top1.un44_h_dividend_cry_1_0 (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\rgb2hsv_top.v":141:20:141:33|Removing instance rgb2hsv_top1.un44_h_dividend_cry_2_0 (in view: work.ov5640_rgb565_1024x768_vga_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: MT453 |clock period is too long for clock i2c_dri_Z1|dri_clk_derived_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0], changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0], changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1], changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT643 :|Requested period 40000.0 ns is too large. Setting to 20000.0 ns for clock i2c_dri_Z1|dri_clk_derived_clock, timing exception "define_multicycle_path -setup -from c:i2c_dri_Z1|dri_clk_derived_clock -to c:i2c_dri_Z1|dri_clk_derived_clock 2" 

Finished restoring hierarchy (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 303MB peak: 303MB)


Start Writing Netlists (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 226MB peak: 304MB)

Writing Analyst data base C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 307MB peak: 307MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 308MB peak: 308MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 308MB peak: 309MB)


Start final timing analysis (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 301MB peak: 309MB)

@W: MT246 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\psram_memory_interface\psram_memory_interface.v":13612:6:13612:10|Blackbox DLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\psram_memory_interface\psram_memory_interface.v":13606:8:13606:21|Blackbox DHCEN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\psram_memory_interface\psram_memory_interface.v":13597:9:13597:14|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\22144\desktop\gowin_fpga\project\04_ov5640_vga\src\gowin_pll2\gowin_pll\gowin_pll_160m.v":22:4:22:11|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock ov5640_rgb565_1024x768_vga_top|sys_clk with period 3.30ns. Please declare a user-defined clock on port sys_clk.
@W: MT420 |Found inferred clock Gowin_PLL|clkout_inferred_clock with period 10.08ns. Please declare a user-defined clock on net Gowin_PLL_65M.GM7123_sync_clk_c.
@W: MT420 |Found inferred clock ov5640_rgb565_1024x768_vga_top|cam_pclk with period 8.39ns. Please declare a user-defined clock on port cam_pclk.
@W: MT420 |Found inferred clock _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock with period 7.13ns. Please declare a user-defined clock on net psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.clk_out.
@W: MT420 |Found inferred clock _~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock with period 6.67ns. Please declare a user-defined clock on net psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.clk_x2p.
@N: MT615 |Found clock i2c_dri_Z1|dri_clk_derived_clock with period 20000.00ns 
@N: MT615 |Found clock _~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0] with period 16994.01ns 
@N: MT615 |Found clock _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0] with period 16994.01ns 
@N: MT615 |Found clock _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1] with period 16994.01ns 


##### START OF TIMING REPORT #####[
# Timing report written on Fri Nov 22 22:14:52 2019
#


Top view:               ov5640_rgb565_1024x768_vga_top
Requested Frequency:    0.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.779

                                                                       Requested     Estimated     Requested     Estimated                   Clock                                                                              Clock                
Starting Clock                                                         Frequency     Frequency     Period        Period        Slack         Type                                                                               Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_PLL|clkout_inferred_clock                                        99.2 MHz      84.3 MHz      10.081        11.860        -1.779        inferred                                                                           Autoconstr_clkgroup_1
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     0.1 MHz       0.3 MHz       16994.009     3205.113      5.786         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     0.1 MHz       0.3 MHz       16994.009     3205.113      5.786         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        140.2 MHz     147.3 MHz     7.133         6.789         0.344         inferred                                                                           Autoconstr_clkgroup_3
_~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock        150.0 MHz     NA            6.667         NA            NA            inferred                                                                           Autoconstr_clkgroup_4
_~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          0.1 MHz       NA            16994.009     NA            NA            derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3
i2c_dri_Z1|dri_clk_derived_clock                                       0.1 MHz       125.1 MHz     20000.000     7.992         19992.008     derived (from Gowin_PLL|clkout_inferred_clock)                                     Autoconstr_clkgroup_1
ov5640_rgb565_1024x768_vga_top|cam_pclk                                119.1 MHz     99.3 MHz      8.394         10.073        -1.679        inferred                                                                           Autoconstr_clkgroup_2
ov5640_rgb565_1024x768_vga_top|sys_clk                                 302.6 MHz     257.2 MHz     3.305         3.888         -0.583        inferred                                                                           Autoconstr_clkgroup_0
System                                                                 386.5 MHz     328.5 MHz     2.587         3.044         -0.457        system                                                                             system_clkgroup      
=====================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                               |    rise  to  rise       |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                            Ending                                                           |  constraint  slack      |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                              System                                                           |  2.587       -0.457     |  No paths    -      |  No paths    -      |  No paths    -    
System                                                              ov5640_rgb565_1024x768_vga_top|sys_clk                           |  3.305       2.139      |  No paths    -      |  No paths    -      |  No paths    -    
System                                                              Gowin_PLL|clkout_inferred_clock                                  |  10.081      9.485      |  No paths    -      |  No paths    -      |  No paths    -    
System                                                              ov5640_rgb565_1024x768_vga_top|cam_pclk                          |  8.394       4.377      |  No paths    -      |  No paths    -      |  No paths    -    
System                                                              _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  7.133       2.401      |  No paths    -      |  No paths    -      |  No paths    -    
System                                                              i2c_dri_Z1|dri_clk_derived_clock                                 |  20000.000   19998.320  |  No paths    -      |  No paths    -      |  No paths    -    
ov5640_rgb565_1024x768_vga_top|sys_clk                              System                                                           |  3.305       1.422      |  No paths    -      |  No paths    -      |  No paths    -    
ov5640_rgb565_1024x768_vga_top|sys_clk                              ov5640_rgb565_1024x768_vga_top|sys_clk                           |  3.305       -0.583     |  No paths    -      |  No paths    -      |  No paths    -    
Gowin_PLL|clkout_inferred_clock                                     System                                                           |  10.081      8.876      |  No paths    -      |  No paths    -      |  No paths    -    
Gowin_PLL|clkout_inferred_clock                                     Gowin_PLL|clkout_inferred_clock                                  |  10.081      -1.779     |  10.081      9.242  |  No paths    -      |  5.041       4.202
Gowin_PLL|clkout_inferred_clock                                     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  Diff grp    -          |  No paths    -      |  No paths    -      |  No paths    -    
ov5640_rgb565_1024x768_vga_top|cam_pclk                             System                                                           |  8.394       4.032      |  No paths    -      |  No paths    -      |  No paths    -    
ov5640_rgb565_1024x768_vga_top|cam_pclk                             Gowin_PLL|clkout_inferred_clock                                  |  Diff grp    -          |  No paths    -      |  No paths    -      |  No paths    -    
ov5640_rgb565_1024x768_vga_top|cam_pclk                             ov5640_rgb565_1024x768_vga_top|cam_pclk                          |  8.394       -1.679     |  8.394       7.555  |  No paths    -      |  No paths    -    
ov5640_rgb565_1024x768_vga_top|cam_pclk                             _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  Diff grp    -          |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     System                                                           |  7.133       3.082      |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     ov5640_rgb565_1024x768_vga_top|sys_clk                           |  Diff grp    -          |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     Gowin_PLL|clkout_inferred_clock                                  |  Diff grp    -          |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     ov5640_rgb565_1024x768_vga_top|cam_pclk                          |  Diff grp    -          |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  7.133       0.344      |  7.133       6.293  |  No paths    -      |  3.566       0.793
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     _~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock  |  Diff grp    -          |  No paths    -      |  No paths    -      |  No paths    -    
i2c_dri_Z1|dri_clk_derived_clock                                    System                                                           |  20000.000   19993.528  |  No paths    -      |  No paths    -      |  No paths    -    
i2c_dri_Z1|dri_clk_derived_clock                                    i2c_dri_Z1|dri_clk_derived_clock                                 |  20000.000   19992.008  |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]  _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  7.131       5.786      |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]  _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  7.131       5.786      |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Gowin_PLL|clkout_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                           Arrival           
Instance                  Reference                           Type      Pin     Net          Time        Slack 
                          Clock                                                                                
---------------------------------------------------------------------------------------------------------------
u_vga_driver.cnt_h[0]     Gowin_PLL|clkout_inferred_clock     DFFC      Q       cnt_h[0]     0.243       -1.779
u_vga_driver.cnt_v[1]     Gowin_PLL|clkout_inferred_clock     DFFCE     Q       cnt_v[1]     0.243       -1.193
u_vga_driver.cnt_v[0]     Gowin_PLL|clkout_inferred_clock     DFFCE     Q       cnt_v[0]     0.243       -1.172
u_vga_driver.cnt_v[3]     Gowin_PLL|clkout_inferred_clock     DFFCE     Q       cnt_v[3]     0.243       -1.106
u_vga_driver.cnt_v[2]     Gowin_PLL|clkout_inferred_clock     DFFCE     Q       cnt_v[2]     0.243       -1.085
u_vga_driver.cnt_v[4]     Gowin_PLL|clkout_inferred_clock     DFFCE     Q       cnt_v[4]     0.243       -1.085
u_vga_driver.cnt_v[7]     Gowin_PLL|clkout_inferred_clock     DFFCE     Q       cnt_v[7]     0.243       -1.085
u_vga_driver.cnt_v[6]     Gowin_PLL|clkout_inferred_clock     DFFCE     Q       cnt_v[6]     0.243       -1.064
u_vga_driver.cnt_v[5]     Gowin_PLL|clkout_inferred_clock     DFFCE     Q       cnt_v[5]     0.243       -0.998
u_vga_driver.cnt_v[8]     Gowin_PLL|clkout_inferred_clock     DFFCE     Q       cnt_v[8]     0.243       -0.977
===============================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                               Required           
Instance                  Reference                           Type     Pin     Net               Time         Slack 
                          Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------
VGA_OUT_1.VGA_RGB[11]     Gowin_PLL|clkout_inferred_clock     DFFS     D       VGA_RGB_3[11]     10.020       -1.779
VGA_OUT_1.VGA_RGB[12]     Gowin_PLL|clkout_inferred_clock     DFFS     D       VGA_RGB_3[12]     10.020       -1.779
VGA_OUT_1.VGA_RGB[13]     Gowin_PLL|clkout_inferred_clock     DFFS     D       VGA_RGB_3[13]     10.020       -1.779
VGA_OUT_1.VGA_RGB[14]     Gowin_PLL|clkout_inferred_clock     DFFS     D       VGA_RGB_3[14]     10.020       -1.779
VGA_OUT_1.VGA_RGB[15]     Gowin_PLL|clkout_inferred_clock     DFFS     D       VGA_RGB_3[15]     10.020       -1.779
VGA_OUT_1.VGA_RGB[0]      Gowin_PLL|clkout_inferred_clock     DFFR     D       VGA_RGB_3[0]      10.020       -1.385
VGA_OUT_1.VGA_RGB[1]      Gowin_PLL|clkout_inferred_clock     DFFR     D       VGA_RGB_3[1]      10.020       -1.385
VGA_OUT_1.VGA_RGB[2]      Gowin_PLL|clkout_inferred_clock     DFFR     D       VGA_RGB_3[2]      10.020       -1.385
VGA_OUT_1.VGA_RGB[3]      Gowin_PLL|clkout_inferred_clock     DFFR     D       VGA_RGB_3[3]      10.020       -1.385
VGA_OUT_1.VGA_RGB[4]      Gowin_PLL|clkout_inferred_clock     DFFR     D       VGA_RGB_3[4]      10.020       -1.385
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.081
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      11.799
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.779

    Number of logic level(s):                28
    Starting point:                          u_vga_driver.cnt_h[0] / Q
    Ending point:                            VGA_OUT_1.VGA_RGB[11] / D
    The start point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
u_vga_driver.cnt_h[0]                   DFFC          Q        Out     0.243     0.243       -         
cnt_h[0]                                Net           -        -       0.535     -           3         
u_vga_driver.cnt_h_cry_0[0]             ALU           I0       In      -         0.778       -         
u_vga_driver.cnt_h_cry_0[0]             ALU           SUM      Out     0.549     1.327       -         
un1_pixel_xpos_i                        Net           -        -       0.535     -           1         
u_vga_driver.un1_pixel_xpos_cry_0_0     ALU           I1       In      -         1.862       -         
u_vga_driver.un1_pixel_xpos_cry_0_0     ALU           COUT     Out     0.570     2.432       -         
un1_pixel_xpos_cry_0                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_1_0     ALU           CIN      In      -         2.432       -         
u_vga_driver.un1_pixel_xpos_cry_1_0     ALU           COUT     Out     0.035     2.467       -         
un1_pixel_xpos_cry_1                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_2_0     ALU           CIN      In      -         2.467       -         
u_vga_driver.un1_pixel_xpos_cry_2_0     ALU           COUT     Out     0.035     2.502       -         
un1_pixel_xpos_cry_2                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_3_0     ALU           CIN      In      -         2.502       -         
u_vga_driver.un1_pixel_xpos_cry_3_0     ALU           COUT     Out     0.035     2.537       -         
un1_pixel_xpos_cry_3                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_4_0     ALU           CIN      In      -         2.537       -         
u_vga_driver.un1_pixel_xpos_cry_4_0     ALU           COUT     Out     0.035     2.572       -         
un1_pixel_xpos_cry_4                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_5_0     ALU           CIN      In      -         2.572       -         
u_vga_driver.un1_pixel_xpos_cry_5_0     ALU           COUT     Out     0.035     2.607       -         
un1_pixel_xpos_cry_5                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_6_0     ALU           CIN      In      -         2.607       -         
u_vga_driver.un1_pixel_xpos_cry_6_0     ALU           COUT     Out     0.035     2.642       -         
un1_pixel_xpos_cry_6                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_7_0     ALU           CIN      In      -         2.642       -         
u_vga_driver.un1_pixel_xpos_cry_7_0     ALU           COUT     Out     0.035     2.677       -         
un1_pixel_xpos_cry_7                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_8_0     ALU           CIN      In      -         2.677       -         
u_vga_driver.un1_pixel_xpos_cry_8_0     ALU           COUT     Out     0.035     2.712       -         
un1_pixel_xpos_cry_8                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_9_0     ALU           CIN      In      -         2.712       -         
u_vga_driver.un1_pixel_xpos_cry_9_0     ALU           COUT     Out     0.035     2.747       -         
un1_pixel_xpos_cry_9                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_s_10_0      ALU           CIN      In      -         2.747       -         
u_vga_driver.un1_pixel_xpos_s_10_0      ALU           SUM      Out     0.470     3.217       -         
un1_pixel_xpos_s_10_0_SUM               Net           -        -       0.535     -           2         
u_vga_driver.data_req                   LUT4          I3       In      -         3.752       -         
u_vga_driver.data_req                   LUT4          F        Out     0.371     4.123       -         
rd_en                                   Net           -        -       0.901     -           61        
VGA_OUT_1.un1_y_cry_1_0_RNO             LUT2          I0       In      -         5.024       -         
VGA_OUT_1.un1_y_cry_1_0_RNO             LUT2          F        Out     0.549     5.573       -         
un1_y_cry_1_0_RNO                       Net           -        -       0.535     -           1         
VGA_OUT_1.un1_y_cry_1_0                 ALU           I0       In      -         6.108       -         
VGA_OUT_1.un1_y_cry_1_0                 ALU           COUT     Out     0.549     6.657       -         
un1_y_cry_1                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_2_0                 ALU           CIN      In      -         6.657       -         
VGA_OUT_1.un1_y_cry_2_0                 ALU           COUT     Out     0.035     6.692       -         
un1_y_cry_2                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_3_0                 ALU           CIN      In      -         6.692       -         
VGA_OUT_1.un1_y_cry_3_0                 ALU           COUT     Out     0.035     6.727       -         
un1_y_cry_3                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_4_0                 ALU           CIN      In      -         6.727       -         
VGA_OUT_1.un1_y_cry_4_0                 ALU           COUT     Out     0.035     6.762       -         
un1_y_cry_4                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_5_0                 ALU           CIN      In      -         6.762       -         
VGA_OUT_1.un1_y_cry_5_0                 ALU           COUT     Out     0.035     6.797       -         
un1_y_cry_5                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_6_0                 ALU           CIN      In      -         6.797       -         
VGA_OUT_1.un1_y_cry_6_0                 ALU           COUT     Out     0.035     6.832       -         
un1_y_cry_6                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_7_0                 ALU           CIN      In      -         6.832       -         
VGA_OUT_1.un1_y_cry_7_0                 ALU           COUT     Out     0.035     6.867       -         
un1_y_cry_7                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_8_0                 ALU           CIN      In      -         6.867       -         
VGA_OUT_1.un1_y_cry_8_0                 ALU           COUT     Out     0.035     6.902       -         
un1_y_cry_8                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_9_0                 ALU           CIN      In      -         6.902       -         
VGA_OUT_1.un1_y_cry_9_0                 ALU           COUT     Out     0.035     6.937       -         
un1_y_cry_9                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_10_0                ALU           CIN      In      -         6.937       -         
VGA_OUT_1.un1_y_cry_10_0                ALU           COUT     Out     0.035     6.972       -         
un1_y_cry_10                            Net           -        -       0.961     -           3         
VGA_OUT_1.un1_x_min_1_1_0               LUT4          I3       In      -         7.933       -         
VGA_OUT_1.un1_x_min_1_1_0               LUT4          F        Out     0.371     8.304       -         
un1_x_min_1_1_0                         Net           -        -       0.401     -           1         
VGA_OUT_1.un1_x_min_1                   LUT4          I0       In      -         8.705       -         
VGA_OUT_1.un1_x_min_1                   LUT4          F        Out     0.549     9.254       -         
un1_x_min_1                             Net           -        -       0.657     -           22        
VGA_OUT_1.un1_x_min_3                   LUT4          I0       In      -         9.911       -         
VGA_OUT_1.un1_x_min_3                   LUT4          F        Out     0.549     10.460      -         
un1_x_min_3                             Net           -        -       0.535     -           5         
VGA_OUT_1.VGA_RGB_3_f0[11]              MUX2_LUT6     S0       In      -         10.995      -         
VGA_OUT_1.VGA_RGB_3_f0[11]              MUX2_LUT6     O        Out     0.269     11.264      -         
VGA_RGB_3[11]                           Net           -        -       0.535     -           1         
VGA_OUT_1.VGA_RGB[11]                   DFFS          D        In      -         11.799      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.860 is 5.730(48.3%) logic and 6.130(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.081
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      11.799
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.779

    Number of logic level(s):                28
    Starting point:                          u_vga_driver.cnt_h[0] / Q
    Ending point:                            VGA_OUT_1.VGA_RGB[15] / D
    The start point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
u_vga_driver.cnt_h[0]                   DFFC          Q        Out     0.243     0.243       -         
cnt_h[0]                                Net           -        -       0.535     -           3         
u_vga_driver.cnt_h_cry_0[0]             ALU           I0       In      -         0.778       -         
u_vga_driver.cnt_h_cry_0[0]             ALU           SUM      Out     0.549     1.327       -         
un1_pixel_xpos_i                        Net           -        -       0.535     -           1         
u_vga_driver.un1_pixel_xpos_cry_0_0     ALU           I1       In      -         1.862       -         
u_vga_driver.un1_pixel_xpos_cry_0_0     ALU           COUT     Out     0.570     2.432       -         
un1_pixel_xpos_cry_0                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_1_0     ALU           CIN      In      -         2.432       -         
u_vga_driver.un1_pixel_xpos_cry_1_0     ALU           COUT     Out     0.035     2.467       -         
un1_pixel_xpos_cry_1                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_2_0     ALU           CIN      In      -         2.467       -         
u_vga_driver.un1_pixel_xpos_cry_2_0     ALU           COUT     Out     0.035     2.502       -         
un1_pixel_xpos_cry_2                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_3_0     ALU           CIN      In      -         2.502       -         
u_vga_driver.un1_pixel_xpos_cry_3_0     ALU           COUT     Out     0.035     2.537       -         
un1_pixel_xpos_cry_3                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_4_0     ALU           CIN      In      -         2.537       -         
u_vga_driver.un1_pixel_xpos_cry_4_0     ALU           COUT     Out     0.035     2.572       -         
un1_pixel_xpos_cry_4                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_5_0     ALU           CIN      In      -         2.572       -         
u_vga_driver.un1_pixel_xpos_cry_5_0     ALU           COUT     Out     0.035     2.607       -         
un1_pixel_xpos_cry_5                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_6_0     ALU           CIN      In      -         2.607       -         
u_vga_driver.un1_pixel_xpos_cry_6_0     ALU           COUT     Out     0.035     2.642       -         
un1_pixel_xpos_cry_6                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_7_0     ALU           CIN      In      -         2.642       -         
u_vga_driver.un1_pixel_xpos_cry_7_0     ALU           COUT     Out     0.035     2.677       -         
un1_pixel_xpos_cry_7                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_8_0     ALU           CIN      In      -         2.677       -         
u_vga_driver.un1_pixel_xpos_cry_8_0     ALU           COUT     Out     0.035     2.712       -         
un1_pixel_xpos_cry_8                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_9_0     ALU           CIN      In      -         2.712       -         
u_vga_driver.un1_pixel_xpos_cry_9_0     ALU           COUT     Out     0.035     2.747       -         
un1_pixel_xpos_cry_9                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_s_10_0      ALU           CIN      In      -         2.747       -         
u_vga_driver.un1_pixel_xpos_s_10_0      ALU           SUM      Out     0.470     3.217       -         
un1_pixel_xpos_s_10_0_SUM               Net           -        -       0.535     -           2         
u_vga_driver.data_req                   LUT4          I3       In      -         3.752       -         
u_vga_driver.data_req                   LUT4          F        Out     0.371     4.123       -         
rd_en                                   Net           -        -       0.901     -           61        
VGA_OUT_1.un1_y_cry_1_0_RNO             LUT2          I0       In      -         5.024       -         
VGA_OUT_1.un1_y_cry_1_0_RNO             LUT2          F        Out     0.549     5.573       -         
un1_y_cry_1_0_RNO                       Net           -        -       0.535     -           1         
VGA_OUT_1.un1_y_cry_1_0                 ALU           I0       In      -         6.108       -         
VGA_OUT_1.un1_y_cry_1_0                 ALU           COUT     Out     0.549     6.657       -         
un1_y_cry_1                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_2_0                 ALU           CIN      In      -         6.657       -         
VGA_OUT_1.un1_y_cry_2_0                 ALU           COUT     Out     0.035     6.692       -         
un1_y_cry_2                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_3_0                 ALU           CIN      In      -         6.692       -         
VGA_OUT_1.un1_y_cry_3_0                 ALU           COUT     Out     0.035     6.727       -         
un1_y_cry_3                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_4_0                 ALU           CIN      In      -         6.727       -         
VGA_OUT_1.un1_y_cry_4_0                 ALU           COUT     Out     0.035     6.762       -         
un1_y_cry_4                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_5_0                 ALU           CIN      In      -         6.762       -         
VGA_OUT_1.un1_y_cry_5_0                 ALU           COUT     Out     0.035     6.797       -         
un1_y_cry_5                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_6_0                 ALU           CIN      In      -         6.797       -         
VGA_OUT_1.un1_y_cry_6_0                 ALU           COUT     Out     0.035     6.832       -         
un1_y_cry_6                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_7_0                 ALU           CIN      In      -         6.832       -         
VGA_OUT_1.un1_y_cry_7_0                 ALU           COUT     Out     0.035     6.867       -         
un1_y_cry_7                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_8_0                 ALU           CIN      In      -         6.867       -         
VGA_OUT_1.un1_y_cry_8_0                 ALU           COUT     Out     0.035     6.902       -         
un1_y_cry_8                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_9_0                 ALU           CIN      In      -         6.902       -         
VGA_OUT_1.un1_y_cry_9_0                 ALU           COUT     Out     0.035     6.937       -         
un1_y_cry_9                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_10_0                ALU           CIN      In      -         6.937       -         
VGA_OUT_1.un1_y_cry_10_0                ALU           COUT     Out     0.035     6.972       -         
un1_y_cry_10                            Net           -        -       0.961     -           3         
VGA_OUT_1.un1_x_min_1_1_0               LUT4          I3       In      -         7.933       -         
VGA_OUT_1.un1_x_min_1_1_0               LUT4          F        Out     0.371     8.304       -         
un1_x_min_1_1_0                         Net           -        -       0.401     -           1         
VGA_OUT_1.un1_x_min_1                   LUT4          I0       In      -         8.705       -         
VGA_OUT_1.un1_x_min_1                   LUT4          F        Out     0.549     9.254       -         
un1_x_min_1                             Net           -        -       0.657     -           22        
VGA_OUT_1.un1_x_min_3                   LUT4          I0       In      -         9.911       -         
VGA_OUT_1.un1_x_min_3                   LUT4          F        Out     0.549     10.460      -         
un1_x_min_3                             Net           -        -       0.535     -           5         
VGA_OUT_1.VGA_RGB_3_f0[15]              MUX2_LUT6     S0       In      -         10.995      -         
VGA_OUT_1.VGA_RGB_3_f0[15]              MUX2_LUT6     O        Out     0.269     11.264      -         
VGA_RGB_3[15]                           Net           -        -       0.535     -           1         
VGA_OUT_1.VGA_RGB[15]                   DFFS          D        In      -         11.799      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.860 is 5.730(48.3%) logic and 6.130(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.081
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      11.799
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.779

    Number of logic level(s):                28
    Starting point:                          u_vga_driver.cnt_h[0] / Q
    Ending point:                            VGA_OUT_1.VGA_RGB[14] / D
    The start point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
u_vga_driver.cnt_h[0]                   DFFC          Q        Out     0.243     0.243       -         
cnt_h[0]                                Net           -        -       0.535     -           3         
u_vga_driver.cnt_h_cry_0[0]             ALU           I0       In      -         0.778       -         
u_vga_driver.cnt_h_cry_0[0]             ALU           SUM      Out     0.549     1.327       -         
un1_pixel_xpos_i                        Net           -        -       0.535     -           1         
u_vga_driver.un1_pixel_xpos_cry_0_0     ALU           I1       In      -         1.862       -         
u_vga_driver.un1_pixel_xpos_cry_0_0     ALU           COUT     Out     0.570     2.432       -         
un1_pixel_xpos_cry_0                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_1_0     ALU           CIN      In      -         2.432       -         
u_vga_driver.un1_pixel_xpos_cry_1_0     ALU           COUT     Out     0.035     2.467       -         
un1_pixel_xpos_cry_1                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_2_0     ALU           CIN      In      -         2.467       -         
u_vga_driver.un1_pixel_xpos_cry_2_0     ALU           COUT     Out     0.035     2.502       -         
un1_pixel_xpos_cry_2                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_3_0     ALU           CIN      In      -         2.502       -         
u_vga_driver.un1_pixel_xpos_cry_3_0     ALU           COUT     Out     0.035     2.537       -         
un1_pixel_xpos_cry_3                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_4_0     ALU           CIN      In      -         2.537       -         
u_vga_driver.un1_pixel_xpos_cry_4_0     ALU           COUT     Out     0.035     2.572       -         
un1_pixel_xpos_cry_4                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_5_0     ALU           CIN      In      -         2.572       -         
u_vga_driver.un1_pixel_xpos_cry_5_0     ALU           COUT     Out     0.035     2.607       -         
un1_pixel_xpos_cry_5                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_6_0     ALU           CIN      In      -         2.607       -         
u_vga_driver.un1_pixel_xpos_cry_6_0     ALU           COUT     Out     0.035     2.642       -         
un1_pixel_xpos_cry_6                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_7_0     ALU           CIN      In      -         2.642       -         
u_vga_driver.un1_pixel_xpos_cry_7_0     ALU           COUT     Out     0.035     2.677       -         
un1_pixel_xpos_cry_7                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_8_0     ALU           CIN      In      -         2.677       -         
u_vga_driver.un1_pixel_xpos_cry_8_0     ALU           COUT     Out     0.035     2.712       -         
un1_pixel_xpos_cry_8                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_9_0     ALU           CIN      In      -         2.712       -         
u_vga_driver.un1_pixel_xpos_cry_9_0     ALU           COUT     Out     0.035     2.747       -         
un1_pixel_xpos_cry_9                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_s_10_0      ALU           CIN      In      -         2.747       -         
u_vga_driver.un1_pixel_xpos_s_10_0      ALU           SUM      Out     0.470     3.217       -         
un1_pixel_xpos_s_10_0_SUM               Net           -        -       0.535     -           2         
u_vga_driver.data_req                   LUT4          I3       In      -         3.752       -         
u_vga_driver.data_req                   LUT4          F        Out     0.371     4.123       -         
rd_en                                   Net           -        -       0.901     -           61        
VGA_OUT_1.un1_y_cry_1_0_RNO             LUT2          I0       In      -         5.024       -         
VGA_OUT_1.un1_y_cry_1_0_RNO             LUT2          F        Out     0.549     5.573       -         
un1_y_cry_1_0_RNO                       Net           -        -       0.535     -           1         
VGA_OUT_1.un1_y_cry_1_0                 ALU           I0       In      -         6.108       -         
VGA_OUT_1.un1_y_cry_1_0                 ALU           COUT     Out     0.549     6.657       -         
un1_y_cry_1                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_2_0                 ALU           CIN      In      -         6.657       -         
VGA_OUT_1.un1_y_cry_2_0                 ALU           COUT     Out     0.035     6.692       -         
un1_y_cry_2                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_3_0                 ALU           CIN      In      -         6.692       -         
VGA_OUT_1.un1_y_cry_3_0                 ALU           COUT     Out     0.035     6.727       -         
un1_y_cry_3                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_4_0                 ALU           CIN      In      -         6.727       -         
VGA_OUT_1.un1_y_cry_4_0                 ALU           COUT     Out     0.035     6.762       -         
un1_y_cry_4                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_5_0                 ALU           CIN      In      -         6.762       -         
VGA_OUT_1.un1_y_cry_5_0                 ALU           COUT     Out     0.035     6.797       -         
un1_y_cry_5                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_6_0                 ALU           CIN      In      -         6.797       -         
VGA_OUT_1.un1_y_cry_6_0                 ALU           COUT     Out     0.035     6.832       -         
un1_y_cry_6                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_7_0                 ALU           CIN      In      -         6.832       -         
VGA_OUT_1.un1_y_cry_7_0                 ALU           COUT     Out     0.035     6.867       -         
un1_y_cry_7                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_8_0                 ALU           CIN      In      -         6.867       -         
VGA_OUT_1.un1_y_cry_8_0                 ALU           COUT     Out     0.035     6.902       -         
un1_y_cry_8                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_9_0                 ALU           CIN      In      -         6.902       -         
VGA_OUT_1.un1_y_cry_9_0                 ALU           COUT     Out     0.035     6.937       -         
un1_y_cry_9                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_10_0                ALU           CIN      In      -         6.937       -         
VGA_OUT_1.un1_y_cry_10_0                ALU           COUT     Out     0.035     6.972       -         
un1_y_cry_10                            Net           -        -       0.961     -           3         
VGA_OUT_1.un1_x_min_1_1_0               LUT4          I3       In      -         7.933       -         
VGA_OUT_1.un1_x_min_1_1_0               LUT4          F        Out     0.371     8.304       -         
un1_x_min_1_1_0                         Net           -        -       0.401     -           1         
VGA_OUT_1.un1_x_min_1                   LUT4          I0       In      -         8.705       -         
VGA_OUT_1.un1_x_min_1                   LUT4          F        Out     0.549     9.254       -         
un1_x_min_1                             Net           -        -       0.657     -           22        
VGA_OUT_1.un1_x_min_3                   LUT4          I0       In      -         9.911       -         
VGA_OUT_1.un1_x_min_3                   LUT4          F        Out     0.549     10.460      -         
un1_x_min_3                             Net           -        -       0.535     -           5         
VGA_OUT_1.VGA_RGB_3_f0[14]              MUX2_LUT6     S0       In      -         10.995      -         
VGA_OUT_1.VGA_RGB_3_f0[14]              MUX2_LUT6     O        Out     0.269     11.264      -         
VGA_RGB_3[14]                           Net           -        -       0.535     -           1         
VGA_OUT_1.VGA_RGB[14]                   DFFS          D        In      -         11.799      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.860 is 5.730(48.3%) logic and 6.130(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.081
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      11.799
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.779

    Number of logic level(s):                28
    Starting point:                          u_vga_driver.cnt_h[0] / Q
    Ending point:                            VGA_OUT_1.VGA_RGB[13] / D
    The start point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
u_vga_driver.cnt_h[0]                   DFFC          Q        Out     0.243     0.243       -         
cnt_h[0]                                Net           -        -       0.535     -           3         
u_vga_driver.cnt_h_cry_0[0]             ALU           I0       In      -         0.778       -         
u_vga_driver.cnt_h_cry_0[0]             ALU           SUM      Out     0.549     1.327       -         
un1_pixel_xpos_i                        Net           -        -       0.535     -           1         
u_vga_driver.un1_pixel_xpos_cry_0_0     ALU           I1       In      -         1.862       -         
u_vga_driver.un1_pixel_xpos_cry_0_0     ALU           COUT     Out     0.570     2.432       -         
un1_pixel_xpos_cry_0                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_1_0     ALU           CIN      In      -         2.432       -         
u_vga_driver.un1_pixel_xpos_cry_1_0     ALU           COUT     Out     0.035     2.467       -         
un1_pixel_xpos_cry_1                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_2_0     ALU           CIN      In      -         2.467       -         
u_vga_driver.un1_pixel_xpos_cry_2_0     ALU           COUT     Out     0.035     2.502       -         
un1_pixel_xpos_cry_2                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_3_0     ALU           CIN      In      -         2.502       -         
u_vga_driver.un1_pixel_xpos_cry_3_0     ALU           COUT     Out     0.035     2.537       -         
un1_pixel_xpos_cry_3                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_4_0     ALU           CIN      In      -         2.537       -         
u_vga_driver.un1_pixel_xpos_cry_4_0     ALU           COUT     Out     0.035     2.572       -         
un1_pixel_xpos_cry_4                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_5_0     ALU           CIN      In      -         2.572       -         
u_vga_driver.un1_pixel_xpos_cry_5_0     ALU           COUT     Out     0.035     2.607       -         
un1_pixel_xpos_cry_5                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_6_0     ALU           CIN      In      -         2.607       -         
u_vga_driver.un1_pixel_xpos_cry_6_0     ALU           COUT     Out     0.035     2.642       -         
un1_pixel_xpos_cry_6                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_7_0     ALU           CIN      In      -         2.642       -         
u_vga_driver.un1_pixel_xpos_cry_7_0     ALU           COUT     Out     0.035     2.677       -         
un1_pixel_xpos_cry_7                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_8_0     ALU           CIN      In      -         2.677       -         
u_vga_driver.un1_pixel_xpos_cry_8_0     ALU           COUT     Out     0.035     2.712       -         
un1_pixel_xpos_cry_8                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_9_0     ALU           CIN      In      -         2.712       -         
u_vga_driver.un1_pixel_xpos_cry_9_0     ALU           COUT     Out     0.035     2.747       -         
un1_pixel_xpos_cry_9                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_s_10_0      ALU           CIN      In      -         2.747       -         
u_vga_driver.un1_pixel_xpos_s_10_0      ALU           SUM      Out     0.470     3.217       -         
un1_pixel_xpos_s_10_0_SUM               Net           -        -       0.535     -           2         
u_vga_driver.data_req                   LUT4          I3       In      -         3.752       -         
u_vga_driver.data_req                   LUT4          F        Out     0.371     4.123       -         
rd_en                                   Net           -        -       0.901     -           61        
VGA_OUT_1.un1_y_cry_1_0_RNO             LUT2          I0       In      -         5.024       -         
VGA_OUT_1.un1_y_cry_1_0_RNO             LUT2          F        Out     0.549     5.573       -         
un1_y_cry_1_0_RNO                       Net           -        -       0.535     -           1         
VGA_OUT_1.un1_y_cry_1_0                 ALU           I0       In      -         6.108       -         
VGA_OUT_1.un1_y_cry_1_0                 ALU           COUT     Out     0.549     6.657       -         
un1_y_cry_1                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_2_0                 ALU           CIN      In      -         6.657       -         
VGA_OUT_1.un1_y_cry_2_0                 ALU           COUT     Out     0.035     6.692       -         
un1_y_cry_2                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_3_0                 ALU           CIN      In      -         6.692       -         
VGA_OUT_1.un1_y_cry_3_0                 ALU           COUT     Out     0.035     6.727       -         
un1_y_cry_3                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_4_0                 ALU           CIN      In      -         6.727       -         
VGA_OUT_1.un1_y_cry_4_0                 ALU           COUT     Out     0.035     6.762       -         
un1_y_cry_4                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_5_0                 ALU           CIN      In      -         6.762       -         
VGA_OUT_1.un1_y_cry_5_0                 ALU           COUT     Out     0.035     6.797       -         
un1_y_cry_5                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_6_0                 ALU           CIN      In      -         6.797       -         
VGA_OUT_1.un1_y_cry_6_0                 ALU           COUT     Out     0.035     6.832       -         
un1_y_cry_6                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_7_0                 ALU           CIN      In      -         6.832       -         
VGA_OUT_1.un1_y_cry_7_0                 ALU           COUT     Out     0.035     6.867       -         
un1_y_cry_7                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_8_0                 ALU           CIN      In      -         6.867       -         
VGA_OUT_1.un1_y_cry_8_0                 ALU           COUT     Out     0.035     6.902       -         
un1_y_cry_8                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_9_0                 ALU           CIN      In      -         6.902       -         
VGA_OUT_1.un1_y_cry_9_0                 ALU           COUT     Out     0.035     6.937       -         
un1_y_cry_9                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_10_0                ALU           CIN      In      -         6.937       -         
VGA_OUT_1.un1_y_cry_10_0                ALU           COUT     Out     0.035     6.972       -         
un1_y_cry_10                            Net           -        -       0.961     -           3         
VGA_OUT_1.un1_x_min_1_1_0               LUT4          I3       In      -         7.933       -         
VGA_OUT_1.un1_x_min_1_1_0               LUT4          F        Out     0.371     8.304       -         
un1_x_min_1_1_0                         Net           -        -       0.401     -           1         
VGA_OUT_1.un1_x_min_1                   LUT4          I0       In      -         8.705       -         
VGA_OUT_1.un1_x_min_1                   LUT4          F        Out     0.549     9.254       -         
un1_x_min_1                             Net           -        -       0.657     -           22        
VGA_OUT_1.un1_x_min_3                   LUT4          I0       In      -         9.911       -         
VGA_OUT_1.un1_x_min_3                   LUT4          F        Out     0.549     10.460      -         
un1_x_min_3                             Net           -        -       0.535     -           5         
VGA_OUT_1.VGA_RGB_3_f0[13]              MUX2_LUT6     S0       In      -         10.995      -         
VGA_OUT_1.VGA_RGB_3_f0[13]              MUX2_LUT6     O        Out     0.269     11.264      -         
VGA_RGB_3[13]                           Net           -        -       0.535     -           1         
VGA_OUT_1.VGA_RGB[13]                   DFFS          D        In      -         11.799      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.860 is 5.730(48.3%) logic and 6.130(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.081
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      11.799
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.779

    Number of logic level(s):                28
    Starting point:                          u_vga_driver.cnt_h[0] / Q
    Ending point:                            VGA_OUT_1.VGA_RGB[12] / D
    The start point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
u_vga_driver.cnt_h[0]                   DFFC          Q        Out     0.243     0.243       -         
cnt_h[0]                                Net           -        -       0.535     -           3         
u_vga_driver.cnt_h_cry_0[0]             ALU           I0       In      -         0.778       -         
u_vga_driver.cnt_h_cry_0[0]             ALU           SUM      Out     0.549     1.327       -         
un1_pixel_xpos_i                        Net           -        -       0.535     -           1         
u_vga_driver.un1_pixel_xpos_cry_0_0     ALU           I1       In      -         1.862       -         
u_vga_driver.un1_pixel_xpos_cry_0_0     ALU           COUT     Out     0.570     2.432       -         
un1_pixel_xpos_cry_0                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_1_0     ALU           CIN      In      -         2.432       -         
u_vga_driver.un1_pixel_xpos_cry_1_0     ALU           COUT     Out     0.035     2.467       -         
un1_pixel_xpos_cry_1                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_2_0     ALU           CIN      In      -         2.467       -         
u_vga_driver.un1_pixel_xpos_cry_2_0     ALU           COUT     Out     0.035     2.502       -         
un1_pixel_xpos_cry_2                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_3_0     ALU           CIN      In      -         2.502       -         
u_vga_driver.un1_pixel_xpos_cry_3_0     ALU           COUT     Out     0.035     2.537       -         
un1_pixel_xpos_cry_3                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_4_0     ALU           CIN      In      -         2.537       -         
u_vga_driver.un1_pixel_xpos_cry_4_0     ALU           COUT     Out     0.035     2.572       -         
un1_pixel_xpos_cry_4                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_5_0     ALU           CIN      In      -         2.572       -         
u_vga_driver.un1_pixel_xpos_cry_5_0     ALU           COUT     Out     0.035     2.607       -         
un1_pixel_xpos_cry_5                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_6_0     ALU           CIN      In      -         2.607       -         
u_vga_driver.un1_pixel_xpos_cry_6_0     ALU           COUT     Out     0.035     2.642       -         
un1_pixel_xpos_cry_6                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_7_0     ALU           CIN      In      -         2.642       -         
u_vga_driver.un1_pixel_xpos_cry_7_0     ALU           COUT     Out     0.035     2.677       -         
un1_pixel_xpos_cry_7                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_8_0     ALU           CIN      In      -         2.677       -         
u_vga_driver.un1_pixel_xpos_cry_8_0     ALU           COUT     Out     0.035     2.712       -         
un1_pixel_xpos_cry_8                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_cry_9_0     ALU           CIN      In      -         2.712       -         
u_vga_driver.un1_pixel_xpos_cry_9_0     ALU           COUT     Out     0.035     2.747       -         
un1_pixel_xpos_cry_9                    Net           -        -       0.000     -           1         
u_vga_driver.un1_pixel_xpos_s_10_0      ALU           CIN      In      -         2.747       -         
u_vga_driver.un1_pixel_xpos_s_10_0      ALU           SUM      Out     0.470     3.217       -         
un1_pixel_xpos_s_10_0_SUM               Net           -        -       0.535     -           2         
u_vga_driver.data_req                   LUT4          I3       In      -         3.752       -         
u_vga_driver.data_req                   LUT4          F        Out     0.371     4.123       -         
rd_en                                   Net           -        -       0.901     -           61        
VGA_OUT_1.un1_y_cry_1_0_RNO             LUT2          I0       In      -         5.024       -         
VGA_OUT_1.un1_y_cry_1_0_RNO             LUT2          F        Out     0.549     5.573       -         
un1_y_cry_1_0_RNO                       Net           -        -       0.535     -           1         
VGA_OUT_1.un1_y_cry_1_0                 ALU           I0       In      -         6.108       -         
VGA_OUT_1.un1_y_cry_1_0                 ALU           COUT     Out     0.549     6.657       -         
un1_y_cry_1                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_2_0                 ALU           CIN      In      -         6.657       -         
VGA_OUT_1.un1_y_cry_2_0                 ALU           COUT     Out     0.035     6.692       -         
un1_y_cry_2                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_3_0                 ALU           CIN      In      -         6.692       -         
VGA_OUT_1.un1_y_cry_3_0                 ALU           COUT     Out     0.035     6.727       -         
un1_y_cry_3                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_4_0                 ALU           CIN      In      -         6.727       -         
VGA_OUT_1.un1_y_cry_4_0                 ALU           COUT     Out     0.035     6.762       -         
un1_y_cry_4                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_5_0                 ALU           CIN      In      -         6.762       -         
VGA_OUT_1.un1_y_cry_5_0                 ALU           COUT     Out     0.035     6.797       -         
un1_y_cry_5                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_6_0                 ALU           CIN      In      -         6.797       -         
VGA_OUT_1.un1_y_cry_6_0                 ALU           COUT     Out     0.035     6.832       -         
un1_y_cry_6                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_7_0                 ALU           CIN      In      -         6.832       -         
VGA_OUT_1.un1_y_cry_7_0                 ALU           COUT     Out     0.035     6.867       -         
un1_y_cry_7                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_8_0                 ALU           CIN      In      -         6.867       -         
VGA_OUT_1.un1_y_cry_8_0                 ALU           COUT     Out     0.035     6.902       -         
un1_y_cry_8                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_9_0                 ALU           CIN      In      -         6.902       -         
VGA_OUT_1.un1_y_cry_9_0                 ALU           COUT     Out     0.035     6.937       -         
un1_y_cry_9                             Net           -        -       0.000     -           1         
VGA_OUT_1.un1_y_cry_10_0                ALU           CIN      In      -         6.937       -         
VGA_OUT_1.un1_y_cry_10_0                ALU           COUT     Out     0.035     6.972       -         
un1_y_cry_10                            Net           -        -       0.961     -           3         
VGA_OUT_1.un1_x_min_1_1_0               LUT4          I3       In      -         7.933       -         
VGA_OUT_1.un1_x_min_1_1_0               LUT4          F        Out     0.371     8.304       -         
un1_x_min_1_1_0                         Net           -        -       0.401     -           1         
VGA_OUT_1.un1_x_min_1                   LUT4          I0       In      -         8.705       -         
VGA_OUT_1.un1_x_min_1                   LUT4          F        Out     0.549     9.254       -         
un1_x_min_1                             Net           -        -       0.657     -           22        
VGA_OUT_1.un1_x_min_3                   LUT4          I0       In      -         9.911       -         
VGA_OUT_1.un1_x_min_3                   LUT4          F        Out     0.549     10.460      -         
un1_x_min_3                             Net           -        -       0.535     -           5         
VGA_OUT_1.VGA_RGB_3_f0[12]              MUX2_LUT6     S0       In      -         10.995      -         
VGA_OUT_1.VGA_RGB_3_f0[12]              MUX2_LUT6     O        Out     0.269     11.264      -         
VGA_RGB_3[12]                           Net           -        -       0.535     -           1         
VGA_OUT_1.VGA_RGB[12]                   DFFS          D        In      -         11.799      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.860 is 5.730(48.3%) logic and 6.130(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]
====================================



Ending Points with Worst Slack
******************************

                                                                                                       Starting                                                                                               Required          
Instance                                                                                               Reference                                                              Type     Pin     Net            Time         Slack
                                                                                                       Clock                                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_init.\\read_calibration\[0\]\.calib\[0\]     _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     DFFC     D       calib_6[0]     7.070        5.786
================================================================================================================================================================================================================================



Worst Path Information
***********************

    No path found starting from clock: _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0].



====================================
Detailed Report for Clock: _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]
====================================



Ending Points with Worst Slack
******************************

                                                                                                       Starting                                                                                                Required          
Instance                                                                                               Reference                                                              Type     Pin     Net             Time         Slack
                                                                                                       Clock                                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_init.\\read_calibration\[1\]\.calib\[1\]     _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     DFFC     D       calib_16[1]     7.070        5.786
=================================================================================================================================================================================================================================



Worst Path Information
***********************

    No path found starting from clock: _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1].



====================================
Detailed Report for Clock: _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                 Starting                                                                                                    Arrival          
Instance                                                                         Reference                                                           Type      Pin     Net                   Time        Slack
                                                                                 Clock                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.temp_b                                                                _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFF       Q       temp_b                0.243       0.344
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_init.init_calib_d2     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFCE     Q       init_calib            0.243       0.344
psram_fifo.cmd_en_delay2                                                         _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      Q       cmd_en_delay2         0.243       0.364
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.rd_data_valid_d_Z              _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      Q       rd_data_valid_d       0.243       0.689
psram_fifo.u_wrfifo.fifo_inst.\\reset_r_Z\[1\]                                   _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFNP     Q       reset_r[1]            0.243       0.793
psram_fifo.psram_wr_addr[11]                                                     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      Q       psram_wr_addr[11]     0.243       0.832
psram_fifo.psram_wr_addr[10]                                                     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      Q       psram_wr_addr[10]     0.243       0.853
psram_fifo.psram_rd_addr[8]                                                      _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      Q       psram_rd_addr[8]      0.243       0.905
psram_fifo.psram_rd_addr[7]                                                      _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      Q       psram_rd_addr[7]      0.243       0.926
psram_fifo.psram_rd_addr[14]                                                     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      Q       psram_rd_addr[14]     0.243       0.926
==============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                   Starting                                                                                                     Required          
Instance                                                                                                                           Reference                                                           Type     Pin     Net                     Time         Slack
                                                                                                                                   Clock                                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\byte128cnt\.byte128_cnt\[3\]     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC     D       byte128_cnt_5[3]        7.072        0.344
psram_fifo.u_rdfifo.fifo_inst.Full_Z                                                                                               _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC     D       wfull_val_NE_i          7.072        0.344
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\byte128cnt\.byte128_cnt\[5\]     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC     D       byte128_cnt_5[5]        7.072        0.364
psram_fifo.psram_rd_addr[18]                                                                                                       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC     D       psram_rd_addr_5[18]     7.072        0.369
psram_fifo.psram_rd_addr[17]                                                                                                       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC     D       psram_rd_addr_5[17]     7.072        0.405
psram_fifo.psram_rd_addr[16]                                                                                                       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC     D       psram_rd_addr_5[16]     7.072        0.440
psram_fifo.psram_rd_addr[15]                                                                                                       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC     D       psram_rd_addr_5[15]     7.072        0.474
psram_fifo.psram_rd_addr[14]                                                                                                       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC     D       psram_rd_addr_5[14]     7.072        0.509
psram_fifo.psram_rd_addr[13]                                                                                                       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC     D       psram_rd_addr_5[13]     7.072        0.544
psram_fifo.psram_rd_addr[12]                                                                                                       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC     D       psram_rd_addr_5[12]     7.072        0.580
==================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.133
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.072

    - Propagation time:                      6.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.344

    Number of logic level(s):                6
    Starting point:                          psram_fifo.temp_b / Q
    Ending point:                            psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\byte128cnt\.byte128_cnt\[3\] / D
    The start point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.temp_b                                                                                                                  DFF      Q        Out     0.243     0.243       -         
temp_b                                                                                                                             Net      -        -       0.535     -           1         
psram_fifo.cmd_en_1clk                                                                                                             LUT2     I1       In      -         0.778       -         
psram_fifo.cmd_en_1clk                                                                                                             LUT2     F        Out     0.570     1.348       -         
cmd_en_1clk                                                                                                                        Net      -        -       0.535     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_init.cmd_en_d                                                            LUT4     I0       In      -         1.883       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_init.cmd_en_d                                                            LUT4     F        Out     0.549     2.432       -         
cmd_en_d                                                                                                                           Net      -        -       0.657     -           25        
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.m3                                 LUT4     I2       In      -         3.089       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.m3                                 LUT4     F        Out     0.462     3.551       -         
wr_en                                                                                                                              Net      -        -       0.596     -           20        
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.m7                                 LUT4     I3       In      -         4.147       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.m7                                 LUT4     F        Out     0.371     4.518       -         
N_27_mux                                                                                                                           Net      -        -       0.535     -           2         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.m14                                LUT4     I1       In      -         5.053       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.m14                                LUT4     F        Out     0.570     5.623       -         
N_15                                                                                                                               Net      -        -       0.535     -           2         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\byte128_cnt_5_cZ\[3\]            LUT2     I1       In      -         6.158       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\byte128_cnt_5_cZ\[3\]            LUT2     F        Out     0.570     6.728       -         
byte128_cnt_5[3]                                                                                                                   Net      -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\byte128cnt\.byte128_cnt\[3\]     DFFC     D        In      -         6.728       -         
=============================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.789 is 3.396(50.0%) logic and 3.393(50.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: i2c_dri_Z1|dri_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                   Arrival              
Instance                      Reference                            Type      Pin     Net                 Time        Slack    
                              Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------
u_i2c_dri.cnt[4]              i2c_dri_Z1|dri_clk_derived_clock     DFFC      Q       cnt[4]              0.243       19992.008
u_i2c_cfg.init_reg_cnt[2]     i2c_dri_Z1|dri_clk_derived_clock     DFFCE     Q       init_reg_cnt[2]     0.243       19992.017
u_i2c_dri.cnt[3]              i2c_dri_Z1|dri_clk_derived_clock     DFFC      Q       cnt[3]              0.243       19992.029
u_i2c_cfg.init_reg_cnt[1]     i2c_dri_Z1|dri_clk_derived_clock     DFFCE     Q       init_reg_cnt[1]     0.243       19992.038
u_i2c_dri.cur_state[3]        i2c_dri_Z1|dri_clk_derived_clock     DFFC      Q       cur_state[3]        0.243       19992.629
u_i2c_dri.cur_state[2]        i2c_dri_Z1|dri_clk_derived_clock     DFFC      Q       cur_state[2]        0.243       19992.711
u_i2c_dri.cur_state[5]        i2c_dri_Z1|dri_clk_derived_clock     DFFC      Q       cur_state[5]        0.243       19992.745
u_i2c_dri.cur_state[1]        i2c_dri_Z1|dri_clk_derived_clock     DFFC      Q       cur_state[1]        0.243       19992.784
u_i2c_cfg.init_reg_cnt[3]     i2c_dri_Z1|dri_clk_derived_clock     DFFCE     Q       init_reg_cnt[3]     0.243       19992.880
u_i2c_dri.cur_state[4]        i2c_dri_Z1|dri_clk_derived_clock     DFFC      Q       cur_state[4]        0.243       19992.889
==============================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                    Required               
Instance                   Reference                            Type      Pin     Net                  Time          Slack    
                           Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------
u_i2c_dri.sda_out          i2c_dri_Z1|dri_clk_derived_clock     DFFPE     D       sda_out_33_iv_i      19999.939     19992.008
u_i2c_cfg.i2c_data[3]      i2c_dri_Z1|dri_clk_derived_clock     DFFC      D       i2c_data_2[5]        19999.939     19992.017
u_i2c_cfg.i2c_data[19]     i2c_dri_Z1|dri_clk_derived_clock     DFFC      D       i2c_data_2[20]       19999.939     19992.038
u_i2c_cfg.i2c_data[9]      i2c_dri_Z1|dri_clk_derived_clock     DFFC      D       i2c_data_2[11]       19999.939     19992.172
u_i2c_cfg.i2c_data[18]     i2c_dri_Z1|dri_clk_derived_clock     DFFC      D       i2c_data_2[19]       19999.939     19992.172
u_i2c_cfg.i2c_data[8]      i2c_dri_Z1|dri_clk_derived_clock     DFFC      D       i2c_data_2[10]       19999.939     19992.193
u_i2c_cfg.i2c_data[5]      i2c_dri_Z1|dri_clk_derived_clock     DFFC      D       i2c_data_2[7]        19999.939     19992.461
u_i2c_cfg.i2c_data[1]      i2c_dri_Z1|dri_clk_derived_clock     DFFC      D       i2c_data_2[3]        19999.939     19992.482
u_i2c_cfg.i2c_data[12]     i2c_dri_Z1|dri_clk_derived_clock     DFFC      D       i2c_data_2[14]       19999.939     19992.503
u_i2c_dri.scl              i2c_dri_Z1|dri_clk_derived_clock     DFFPE     CE      un1_scl_1_sqmuxa     19999.939     19992.629
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20000.000
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19999.939

    - Propagation time:                      7.931
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 19992.008

    Number of logic level(s):                8
    Starting point:                          u_i2c_dri.cnt[4] / Q
    Ending point:                            u_i2c_dri.sda_out / D
    The start point is clocked by            i2c_dri_Z1|dri_clk_derived_clock [rising] on pin CLK
    The end   point is clocked by            i2c_dri_Z1|dri_clk_derived_clock [rising] on pin CLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:i2c_dri_Z1|dri_clk_derived_clock to c:i2c_dri_Z1|dri_clk_derived_clock)

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
u_i2c_dri.cnt[4]                DFFC      Q        Out     0.243     0.243       -         
cnt[4]                          Net       -        -       0.596     -           17        
u_i2c_dri.sda_out30_1           LUT2      I1       In      -         0.839       -         
u_i2c_dri.sda_out30_1           LUT2      F        Out     0.570     1.409       -         
sda_out30_1                     Net       -        -       0.535     -           2         
u_i2c_dri.sda_out30_0_0         LUT3      I2       In      -         1.944       -         
u_i2c_dri.sda_out30_0_0         LUT3      F        Out     0.462     2.406       -         
sda_out30_0_0                   Net       -        -       0.401     -           1         
u_i2c_dri.sda_out30             LUT4      I3       In      -         2.807       -         
u_i2c_dri.sda_out30             LUT4      F        Out     0.371     3.178       -         
sda_out30                       Net       -        -       0.535     -           4         
u_i2c_dri.data_wr_t_i_m[1]      LUT3      I2       In      -         3.713       -         
u_i2c_dri.data_wr_t_i_m[1]      LUT3      F        Out     0.462     4.175       -         
data_wr_t_i_m[1]                Net       -        -       0.401     -           1         
u_i2c_dri.sda_out_33_iv_2       LUT4      I1       In      -         4.576       -         
u_i2c_dri.sda_out_33_iv_2       LUT4      F        Out     0.570     5.146       -         
sda_out_33_iv_2                 Net       -        -       0.401     -           1         
u_i2c_dri.sda_out_33_iv_7_0     LUT3      I1       In      -         5.548       -         
u_i2c_dri.sda_out_33_iv_7_0     LUT3      F        Out     0.570     6.118       -         
sda_out_33_iv_7_0               Net       -        -       0.401     -           1         
u_i2c_dri.sda_out_33_iv_14      LUT4      I2       In      -         6.519       -         
u_i2c_dri.sda_out_33_iv_14      LUT4      F        Out     0.462     6.981       -         
sda_out_33_iv_14                Net       -        -       0.401     -           1         
u_i2c_dri.sda_out_33_iv_i       LUT4      I0       In      -         7.382       -         
u_i2c_dri.sda_out_33_iv_i       LUT4      F        Out     0.549     7.931       -         
sda_out_33_iv_i                 Net       -        -       0.000     -           1         
u_i2c_dri.sda_out               DFFPE     D        In      -         7.931       -         
===========================================================================================
Total path delay (propagation time + setup) of 7.992 is 4.320(54.1%) logic and 3.672(45.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ov5640_rgb565_1024x768_vga_top|cam_pclk
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                                   Type     Pin     Net               Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
rgb2hsv_top1.max_fast[7]       ov5640_rgb565_1024x768_vga_top|cam_pclk     DFF      Q       max_fast[7]       0.243       -1.679
rgb2hsv_top1.R_reg_fast[7]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFR     Q       R_reg_fast[7]     0.243       -1.658
rgb2hsv_top1.R_reg_fast[6]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFR     Q       R_reg_fast[6]     0.243       -1.592
rgb2hsv_top1.G_reg_fast[3]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFR     Q       G_reg_fast[3]     0.243       -1.587
rgb2hsv_top1.R_reg_fast[3]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFR     Q       R_reg_fast[3]     0.243       -1.571
rgb2hsv_top1.G_reg_fast[2]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFR     Q       G_reg_fast[2]     0.243       -1.567
rgb2hsv_top1.G_reg_fast[7]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFR     Q       G_reg_fast[7]     0.243       -1.567
rgb2hsv_top1.G_reg_fast[6]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFR     Q       G_reg_fast[6]     0.243       -1.546
rgb2hsv_top1.R_reg_fast[5]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFR     Q       R_reg_fast[5]     0.243       -1.501
rgb2hsv_top1.max_fast[5]       ov5640_rgb565_1024x768_vga_top|cam_pclk     DFF      Q       max_fast[5]       0.243       -1.488
================================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                                    Required           
Instance                        Reference                                   Type      Pin     Net                           Time         Slack 
                                Clock                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------
rgb2hsv_top1.h_dividend[14]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFRE     D       un1_B_reg_4_s_12_0_SUM        8.333        -1.679
rgb2hsv_top1.h_dividend[13]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFRE     D       un1_B_reg_4_cry_11_0_SUM      8.333        -1.644
rgb2hsv_top1.h_dividend[12]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFRE     D       un1_B_reg_4_cry_10_0_SUM      8.333        -1.609
rgb2hsv_top1.h_dividend[11]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFRE     D       un1_B_reg_4_cry_9_0_SUM       8.333        -1.574
rgb2hsv_top1.h_dividend[10]     ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFRE     D       un1_B_reg_4_cry_8_0_SUM       8.333        -1.539
rgb2hsv_top1.h_dividend[9]      ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFRE     D       un1_B_reg_4_cry_7_0_SUM       8.333        -1.504
rgb2hsv_top1.h_dividend[8]      ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFRE     D       un1_B_reg_4_cry_6_0_SUM       8.333        -1.188
rgb2hsv_top1.h_dividend[7]      ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFRE     D       un1_B_reg_4_cry_5_0_SUM       8.333        -1.153
rgb2hsv_top1.h_dividend[6]      ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFRE     D       un1_B_reg_4_cry_4_0_0_SUM     8.333        -0.683
rgb2hsv_top1.h_dividend[5]      ov5640_rgb565_1024x768_vga_top|cam_pclk     DFFRE     D       un1_B_reg_4_cry_3_0_SUM       8.333        -0.425
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.394
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.333

    - Propagation time:                      10.012
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.679

    Number of logic level(s):                14
    Starting point:                          rgb2hsv_top1.max_fast[7] / Q
    Ending point:                            rgb2hsv_top1.h_dividend[14] / D
    The start point is clocked by            ov5640_rgb565_1024x768_vga_top|cam_pclk [rising] on pin CLK
    The end   point is clocked by            ov5640_rgb565_1024x768_vga_top|cam_pclk [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
rgb2hsv_top1.max_fast[7]                       DFF       Q        Out     0.243     0.243       -         
max_fast[7]                                    Net       -        -       0.535     -           3         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_x2       LUT2      I1       In      -         0.778       -         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_x2       LUT2      F        Out     0.570     1.348       -         
N_58_i                                         Net       -        -       0.535     -           2         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_o2       LUT4      I0       In      -         1.883       -         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_o2       LUT4      F        Out     0.549     2.432       -         
un1_sign_flag17_1_i_o2_2_o2                    Net       -        -       0.596     -           16        
rgb2hsv_top1.h_add_2_8_3_.m5_i_i_o2            LUT2      I0       In      -         3.028       -         
rgb2hsv_top1.h_add_2_8_3_.m5_i_i_o2            LUT2      F        Out     0.549     3.577       -         
m5_i_i_o2                                      Net       -        -       0.596     -           18        
rgb2hsv_top1.un1_B_reg_2_cry_7_0_RNIPURG_0     LUT2      I0       In      -         4.173       -         
rgb2hsv_top1.un1_B_reg_2_cry_7_0_RNIPURG_0     LUT2      F        Out     0.549     4.722       -         
N_226                                          Net       -        -       0.535     -           3         
rgb2hsv_top1.un1_B_reg_4_axb_6_N_8L14          LUT4      I0       In      -         5.257       -         
rgb2hsv_top1.un1_B_reg_4_axb_6_N_8L14          LUT4      F        Out     0.549     5.806       -         
un1_B_reg_4_axb_6_N_8L14                       Net       -        -       0.401     -           1         
rgb2hsv_top1.un1_B_reg_4_axb_6                 LUT4      I1       In      -         6.207       -         
rgb2hsv_top1.un1_B_reg_4_axb_6                 LUT4      F        Out     0.570     6.777       -         
un1_B_reg_4_axb_6                              Net       -        -       0.401     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_6_0_RNO           LUT2      I1       In      -         7.178       -         
rgb2hsv_top1.un1_B_reg_4_cry_6_0_RNO           LUT2      F        Out     0.570     7.748       -         
un1_B_reg_4_cry_6_0_RNO                        Net       -        -       0.535     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_6_0               ALU       I0       In      -         8.283       -         
rgb2hsv_top1.un1_B_reg_4_cry_6_0               ALU       COUT     Out     0.549     8.832       -         
un1_B_reg_4_cry_6                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_7_0               ALU       CIN      In      -         8.832       -         
rgb2hsv_top1.un1_B_reg_4_cry_7_0               ALU       COUT     Out     0.035     8.867       -         
un1_B_reg_4_cry_7                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_8_0               ALU       CIN      In      -         8.867       -         
rgb2hsv_top1.un1_B_reg_4_cry_8_0               ALU       COUT     Out     0.035     8.902       -         
un1_B_reg_4_cry_8                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_9_0               ALU       CIN      In      -         8.902       -         
rgb2hsv_top1.un1_B_reg_4_cry_9_0               ALU       COUT     Out     0.035     8.937       -         
un1_B_reg_4_cry_9                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_10_0              ALU       CIN      In      -         8.937       -         
rgb2hsv_top1.un1_B_reg_4_cry_10_0              ALU       COUT     Out     0.035     8.972       -         
un1_B_reg_4_cry_10                             Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_11_0              ALU       CIN      In      -         8.972       -         
rgb2hsv_top1.un1_B_reg_4_cry_11_0              ALU       COUT     Out     0.035     9.007       -         
un1_B_reg_4_cry_11                             Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_s_12_0                ALU       CIN      In      -         9.007       -         
rgb2hsv_top1.un1_B_reg_4_s_12_0                ALU       SUM      Out     0.470     9.477       -         
un1_B_reg_4_s_12_0_SUM                         Net       -        -       0.535     -           1         
rgb2hsv_top1.h_dividend[14]                    DFFRE     D        In      -         10.012      -         
==========================================================================================================
Total path delay (propagation time + setup) of 10.073 is 5.404(53.6%) logic and 4.669(46.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.394
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.333

    - Propagation time:                      9.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.658

    Number of logic level(s):                14
    Starting point:                          rgb2hsv_top1.R_reg_fast[7] / Q
    Ending point:                            rgb2hsv_top1.h_dividend[14] / D
    The start point is clocked by            ov5640_rgb565_1024x768_vga_top|cam_pclk [rising] on pin CLK
    The end   point is clocked by            ov5640_rgb565_1024x768_vga_top|cam_pclk [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
rgb2hsv_top1.R_reg_fast[7]                     DFFR      Q        Out     0.243     0.243       -         
R_reg_fast[7]                                  Net       -        -       0.535     -           1         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_x2       LUT2      I0       In      -         0.778       -         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_x2       LUT2      F        Out     0.549     1.327       -         
N_58_i                                         Net       -        -       0.535     -           2         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_o2       LUT4      I0       In      -         1.862       -         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_o2       LUT4      F        Out     0.549     2.411       -         
un1_sign_flag17_1_i_o2_2_o2                    Net       -        -       0.596     -           16        
rgb2hsv_top1.h_add_2_8_3_.m5_i_i_o2            LUT2      I0       In      -         3.007       -         
rgb2hsv_top1.h_add_2_8_3_.m5_i_i_o2            LUT2      F        Out     0.549     3.556       -         
m5_i_i_o2                                      Net       -        -       0.596     -           18        
rgb2hsv_top1.un1_B_reg_2_cry_7_0_RNIPURG_0     LUT2      I0       In      -         4.152       -         
rgb2hsv_top1.un1_B_reg_2_cry_7_0_RNIPURG_0     LUT2      F        Out     0.549     4.701       -         
N_226                                          Net       -        -       0.535     -           3         
rgb2hsv_top1.un1_B_reg_4_axb_6_N_8L14          LUT4      I0       In      -         5.236       -         
rgb2hsv_top1.un1_B_reg_4_axb_6_N_8L14          LUT4      F        Out     0.549     5.785       -         
un1_B_reg_4_axb_6_N_8L14                       Net       -        -       0.401     -           1         
rgb2hsv_top1.un1_B_reg_4_axb_6                 LUT4      I1       In      -         6.186       -         
rgb2hsv_top1.un1_B_reg_4_axb_6                 LUT4      F        Out     0.570     6.756       -         
un1_B_reg_4_axb_6                              Net       -        -       0.401     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_6_0_RNO           LUT2      I1       In      -         7.157       -         
rgb2hsv_top1.un1_B_reg_4_cry_6_0_RNO           LUT2      F        Out     0.570     7.727       -         
un1_B_reg_4_cry_6_0_RNO                        Net       -        -       0.535     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_6_0               ALU       I0       In      -         8.262       -         
rgb2hsv_top1.un1_B_reg_4_cry_6_0               ALU       COUT     Out     0.549     8.811       -         
un1_B_reg_4_cry_6                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_7_0               ALU       CIN      In      -         8.811       -         
rgb2hsv_top1.un1_B_reg_4_cry_7_0               ALU       COUT     Out     0.035     8.846       -         
un1_B_reg_4_cry_7                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_8_0               ALU       CIN      In      -         8.846       -         
rgb2hsv_top1.un1_B_reg_4_cry_8_0               ALU       COUT     Out     0.035     8.881       -         
un1_B_reg_4_cry_8                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_9_0               ALU       CIN      In      -         8.881       -         
rgb2hsv_top1.un1_B_reg_4_cry_9_0               ALU       COUT     Out     0.035     8.916       -         
un1_B_reg_4_cry_9                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_10_0              ALU       CIN      In      -         8.916       -         
rgb2hsv_top1.un1_B_reg_4_cry_10_0              ALU       COUT     Out     0.035     8.951       -         
un1_B_reg_4_cry_10                             Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_11_0              ALU       CIN      In      -         8.951       -         
rgb2hsv_top1.un1_B_reg_4_cry_11_0              ALU       COUT     Out     0.035     8.986       -         
un1_B_reg_4_cry_11                             Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_s_12_0                ALU       CIN      In      -         8.986       -         
rgb2hsv_top1.un1_B_reg_4_s_12_0                ALU       SUM      Out     0.470     9.456       -         
un1_B_reg_4_s_12_0_SUM                         Net       -        -       0.535     -           1         
rgb2hsv_top1.h_dividend[14]                    DFFRE     D        In      -         9.991       -         
==========================================================================================================
Total path delay (propagation time + setup) of 10.052 is 5.383(53.5%) logic and 4.669(46.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.394
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.333

    - Propagation time:                      9.977
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.644

    Number of logic level(s):                13
    Starting point:                          rgb2hsv_top1.max_fast[7] / Q
    Ending point:                            rgb2hsv_top1.h_dividend[13] / D
    The start point is clocked by            ov5640_rgb565_1024x768_vga_top|cam_pclk [rising] on pin CLK
    The end   point is clocked by            ov5640_rgb565_1024x768_vga_top|cam_pclk [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
rgb2hsv_top1.max_fast[7]                       DFF       Q        Out     0.243     0.243       -         
max_fast[7]                                    Net       -        -       0.535     -           3         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_x2       LUT2      I1       In      -         0.778       -         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_x2       LUT2      F        Out     0.570     1.348       -         
N_58_i                                         Net       -        -       0.535     -           2         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_o2       LUT4      I0       In      -         1.883       -         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_o2       LUT4      F        Out     0.549     2.432       -         
un1_sign_flag17_1_i_o2_2_o2                    Net       -        -       0.596     -           16        
rgb2hsv_top1.h_add_2_8_3_.m5_i_i_o2            LUT2      I0       In      -         3.028       -         
rgb2hsv_top1.h_add_2_8_3_.m5_i_i_o2            LUT2      F        Out     0.549     3.577       -         
m5_i_i_o2                                      Net       -        -       0.596     -           18        
rgb2hsv_top1.un1_B_reg_2_cry_7_0_RNIPURG_0     LUT2      I0       In      -         4.173       -         
rgb2hsv_top1.un1_B_reg_2_cry_7_0_RNIPURG_0     LUT2      F        Out     0.549     4.722       -         
N_226                                          Net       -        -       0.535     -           3         
rgb2hsv_top1.un1_B_reg_4_axb_6_N_8L14          LUT4      I0       In      -         5.257       -         
rgb2hsv_top1.un1_B_reg_4_axb_6_N_8L14          LUT4      F        Out     0.549     5.806       -         
un1_B_reg_4_axb_6_N_8L14                       Net       -        -       0.401     -           1         
rgb2hsv_top1.un1_B_reg_4_axb_6                 LUT4      I1       In      -         6.207       -         
rgb2hsv_top1.un1_B_reg_4_axb_6                 LUT4      F        Out     0.570     6.777       -         
un1_B_reg_4_axb_6                              Net       -        -       0.401     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_6_0_RNO           LUT2      I1       In      -         7.178       -         
rgb2hsv_top1.un1_B_reg_4_cry_6_0_RNO           LUT2      F        Out     0.570     7.748       -         
un1_B_reg_4_cry_6_0_RNO                        Net       -        -       0.535     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_6_0               ALU       I0       In      -         8.283       -         
rgb2hsv_top1.un1_B_reg_4_cry_6_0               ALU       COUT     Out     0.549     8.832       -         
un1_B_reg_4_cry_6                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_7_0               ALU       CIN      In      -         8.832       -         
rgb2hsv_top1.un1_B_reg_4_cry_7_0               ALU       COUT     Out     0.035     8.867       -         
un1_B_reg_4_cry_7                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_8_0               ALU       CIN      In      -         8.867       -         
rgb2hsv_top1.un1_B_reg_4_cry_8_0               ALU       COUT     Out     0.035     8.902       -         
un1_B_reg_4_cry_8                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_9_0               ALU       CIN      In      -         8.902       -         
rgb2hsv_top1.un1_B_reg_4_cry_9_0               ALU       COUT     Out     0.035     8.937       -         
un1_B_reg_4_cry_9                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_10_0              ALU       CIN      In      -         8.937       -         
rgb2hsv_top1.un1_B_reg_4_cry_10_0              ALU       COUT     Out     0.035     8.972       -         
un1_B_reg_4_cry_10                             Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_11_0              ALU       CIN      In      -         8.972       -         
rgb2hsv_top1.un1_B_reg_4_cry_11_0              ALU       SUM      Out     0.470     9.442       -         
un1_B_reg_4_cry_11_0_SUM                       Net       -        -       0.535     -           1         
rgb2hsv_top1.h_dividend[13]                    DFFRE     D        In      -         9.977       -         
==========================================================================================================
Total path delay (propagation time + setup) of 10.038 is 5.369(53.5%) logic and 4.669(46.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.394
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.333

    - Propagation time:                      9.956
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.623

    Number of logic level(s):                13
    Starting point:                          rgb2hsv_top1.R_reg_fast[7] / Q
    Ending point:                            rgb2hsv_top1.h_dividend[13] / D
    The start point is clocked by            ov5640_rgb565_1024x768_vga_top|cam_pclk [rising] on pin CLK
    The end   point is clocked by            ov5640_rgb565_1024x768_vga_top|cam_pclk [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
rgb2hsv_top1.R_reg_fast[7]                     DFFR      Q        Out     0.243     0.243       -         
R_reg_fast[7]                                  Net       -        -       0.535     -           1         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_x2       LUT2      I0       In      -         0.778       -         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_x2       LUT2      F        Out     0.549     1.327       -         
N_58_i                                         Net       -        -       0.535     -           2         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_o2       LUT4      I0       In      -         1.862       -         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_o2       LUT4      F        Out     0.549     2.411       -         
un1_sign_flag17_1_i_o2_2_o2                    Net       -        -       0.596     -           16        
rgb2hsv_top1.h_add_2_8_3_.m5_i_i_o2            LUT2      I0       In      -         3.007       -         
rgb2hsv_top1.h_add_2_8_3_.m5_i_i_o2            LUT2      F        Out     0.549     3.556       -         
m5_i_i_o2                                      Net       -        -       0.596     -           18        
rgb2hsv_top1.un1_B_reg_2_cry_7_0_RNIPURG_0     LUT2      I0       In      -         4.152       -         
rgb2hsv_top1.un1_B_reg_2_cry_7_0_RNIPURG_0     LUT2      F        Out     0.549     4.701       -         
N_226                                          Net       -        -       0.535     -           3         
rgb2hsv_top1.un1_B_reg_4_axb_6_N_8L14          LUT4      I0       In      -         5.236       -         
rgb2hsv_top1.un1_B_reg_4_axb_6_N_8L14          LUT4      F        Out     0.549     5.785       -         
un1_B_reg_4_axb_6_N_8L14                       Net       -        -       0.401     -           1         
rgb2hsv_top1.un1_B_reg_4_axb_6                 LUT4      I1       In      -         6.186       -         
rgb2hsv_top1.un1_B_reg_4_axb_6                 LUT4      F        Out     0.570     6.756       -         
un1_B_reg_4_axb_6                              Net       -        -       0.401     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_6_0_RNO           LUT2      I1       In      -         7.157       -         
rgb2hsv_top1.un1_B_reg_4_cry_6_0_RNO           LUT2      F        Out     0.570     7.727       -         
un1_B_reg_4_cry_6_0_RNO                        Net       -        -       0.535     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_6_0               ALU       I0       In      -         8.262       -         
rgb2hsv_top1.un1_B_reg_4_cry_6_0               ALU       COUT     Out     0.549     8.811       -         
un1_B_reg_4_cry_6                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_7_0               ALU       CIN      In      -         8.811       -         
rgb2hsv_top1.un1_B_reg_4_cry_7_0               ALU       COUT     Out     0.035     8.846       -         
un1_B_reg_4_cry_7                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_8_0               ALU       CIN      In      -         8.846       -         
rgb2hsv_top1.un1_B_reg_4_cry_8_0               ALU       COUT     Out     0.035     8.881       -         
un1_B_reg_4_cry_8                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_9_0               ALU       CIN      In      -         8.881       -         
rgb2hsv_top1.un1_B_reg_4_cry_9_0               ALU       COUT     Out     0.035     8.916       -         
un1_B_reg_4_cry_9                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_10_0              ALU       CIN      In      -         8.916       -         
rgb2hsv_top1.un1_B_reg_4_cry_10_0              ALU       COUT     Out     0.035     8.951       -         
un1_B_reg_4_cry_10                             Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_11_0              ALU       CIN      In      -         8.951       -         
rgb2hsv_top1.un1_B_reg_4_cry_11_0              ALU       SUM      Out     0.470     9.421       -         
un1_B_reg_4_cry_11_0_SUM                       Net       -        -       0.535     -           1         
rgb2hsv_top1.h_dividend[13]                    DFFRE     D        In      -         9.956       -         
==========================================================================================================
Total path delay (propagation time + setup) of 10.017 is 5.348(53.4%) logic and 4.669(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.394
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.333

    - Propagation time:                      9.947
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.614

    Number of logic level(s):                14
    Starting point:                          rgb2hsv_top1.max_fast[7] / Q
    Ending point:                            rgb2hsv_top1.h_dividend[14] / D
    The start point is clocked by            ov5640_rgb565_1024x768_vga_top|cam_pclk [rising] on pin CLK
    The end   point is clocked by            ov5640_rgb565_1024x768_vga_top|cam_pclk [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
rgb2hsv_top1.max_fast[7]                       DFF       Q        Out     0.243     0.243       -         
max_fast[7]                                    Net       -        -       0.535     -           3         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_x2       LUT2      I1       In      -         0.778       -         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_x2       LUT2      F        Out     0.570     1.348       -         
N_58_i                                         Net       -        -       0.535     -           2         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_o2       LUT4      I0       In      -         1.883       -         
rgb2hsv_top1.un1_sign_flag17_1_i_o2_2_o2       LUT4      F        Out     0.549     2.432       -         
un1_sign_flag17_1_i_o2_2_o2                    Net       -        -       0.596     -           16        
rgb2hsv_top1.h_add_2_8_3_.m5_i_i_o2            LUT2      I0       In      -         3.028       -         
rgb2hsv_top1.h_add_2_8_3_.m5_i_i_o2            LUT2      F        Out     0.549     3.577       -         
m5_i_i_o2                                      Net       -        -       0.596     -           18        
rgb2hsv_top1.un1_B_reg_2_cry_7_0_RNIPURG_0     LUT2      I0       In      -         4.173       -         
rgb2hsv_top1.un1_B_reg_2_cry_7_0_RNIPURG_0     LUT2      F        Out     0.549     4.722       -         
N_226                                          Net       -        -       0.535     -           3         
rgb2hsv_top1.un1_B_reg_3_0_iv_1[8]             LUT4      I1       In      -         5.257       -         
rgb2hsv_top1.un1_B_reg_3_0_iv_1[8]             LUT4      F        Out     0.570     5.827       -         
un1_B_reg_3_0_iv_1_0[8]                        Net       -        -       0.401     -           1         
rgb2hsv_top1.un1_B_reg_3_0_iv[8]               LUT4      I3       In      -         6.228       -         
rgb2hsv_top1.un1_B_reg_3_0_iv[8]               LUT4      F        Out     0.371     6.599       -         
un1_B_reg_3_0_iv[8]                            Net       -        -       0.535     -           2         
rgb2hsv_top1.un1_B_reg_4_cry_6_0_RNO           LUT2      I0       In      -         7.134       -         
rgb2hsv_top1.un1_B_reg_4_cry_6_0_RNO           LUT2      F        Out     0.549     7.683       -         
un1_B_reg_4_cry_6_0_RNO                        Net       -        -       0.535     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_6_0               ALU       I0       In      -         8.218       -         
rgb2hsv_top1.un1_B_reg_4_cry_6_0               ALU       COUT     Out     0.549     8.767       -         
un1_B_reg_4_cry_6                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_7_0               ALU       CIN      In      -         8.767       -         
rgb2hsv_top1.un1_B_reg_4_cry_7_0               ALU       COUT     Out     0.035     8.802       -         
un1_B_reg_4_cry_7                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_8_0               ALU       CIN      In      -         8.802       -         
rgb2hsv_top1.un1_B_reg_4_cry_8_0               ALU       COUT     Out     0.035     8.837       -         
un1_B_reg_4_cry_8                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_9_0               ALU       CIN      In      -         8.837       -         
rgb2hsv_top1.un1_B_reg_4_cry_9_0               ALU       COUT     Out     0.035     8.872       -         
un1_B_reg_4_cry_9                              Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_10_0              ALU       CIN      In      -         8.872       -         
rgb2hsv_top1.un1_B_reg_4_cry_10_0              ALU       COUT     Out     0.035     8.907       -         
un1_B_reg_4_cry_10                             Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_cry_11_0              ALU       CIN      In      -         8.907       -         
rgb2hsv_top1.un1_B_reg_4_cry_11_0              ALU       COUT     Out     0.035     8.942       -         
un1_B_reg_4_cry_11                             Net       -        -       0.000     -           1         
rgb2hsv_top1.un1_B_reg_4_s_12_0                ALU       CIN      In      -         8.942       -         
rgb2hsv_top1.un1_B_reg_4_s_12_0                ALU       SUM      Out     0.470     9.412       -         
un1_B_reg_4_s_12_0_SUM                         Net       -        -       0.535     -           1         
rgb2hsv_top1.h_dividend[14]                    DFFRE     D        In      -         9.947       -         
==========================================================================================================
Total path delay (propagation time + setup) of 10.008 is 5.205(52.0%) logic and 4.803(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ov5640_rgb565_1024x768_vga_top|sys_clk
====================================



Starting Points with Worst Slack
********************************

                                                                                     Starting                                                                         Arrival           
Instance                                                                             Reference                                  Type      Pin     Net                 Time        Slack 
                                                                                     Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_syn\[1\]       ov5640_rgb565_1024x768_vga_top|sys_clk     DFFC      Q       lock_cnt_scalar     0.243       -0.583
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[0\]     ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     Q       lock_cnt[0]         0.243       -0.543
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[1\]     ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     Q       lock_cnt[1]         0.243       -0.508
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[2\]     ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     Q       lock_cnt[2]         0.243       -0.473
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[3\]     ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     Q       lock_cnt[3]         0.243       -0.438
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[4\]     ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     Q       lock_cnt[4]         0.243       -0.403
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[5\]     ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     Q       lock_cnt[5]         0.243       -0.368
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[6\]     ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     Q       lock_cnt[6]         0.243       -0.333
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[7\]     ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     Q       lock_cnt[7]         0.243       -0.298
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\count_Z\[1\]        ov5640_rgb565_1024x768_vga_top|sys_clk     DFFC      Q       count[1]            0.243       -0.293
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                                                        Required           
Instance                                                                              Reference                                  Type      Pin     Net                Time         Slack 
                                                                                      Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[11\]     ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     D       lock_cnt_s[11]     3.244        -0.583
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[10\]     ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     D       lock_cnt_s[10]     3.244        -0.548
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[9\]      ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     D       lock_cnt_s[9]      3.244        -0.513
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[8\]      ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     D       lock_cnt_s[8]      3.244        -0.478
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[7\]      ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     D       lock_cnt_s[7]      3.244        -0.443
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[6\]      ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     D       lock_cnt_s[6]      3.244        -0.408
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[5\]      ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     D       lock_cnt_s[5]      3.244        -0.373
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[4\]      ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     D       lock_cnt_s[4]      3.244        -0.338
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[3\]      ov5640_rgb565_1024x768_vga_top|sys_clk     DFFCE     D       lock_cnt_s[3]      3.244        -0.303
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\count\[0\]           ov5640_rgb565_1024x768_vga_top|sys_clk     DFFC      D       N_4_i              3.244        -0.293
=========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.305
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.583

    Number of logic level(s):                13
    Starting point:                          psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_syn\[1\] / Q
    Ending point:                            psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[11\] / D
    The start point is clocked by            ov5640_rgb565_1024x768_vga_top|sys_clk [rising] on pin CLK
    The end   point is clocked by            ov5640_rgb565_1024x768_vga_top|sys_clk [rising] on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                            Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_syn\[1\]                  DFFC      Q        Out     0.243     0.243       -         
lock_cnt_scalar                                                                                 Net       -        -       0.596     -           14        
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0_RNO_cZ\[0\]     LUT2      I0       In      -         0.839       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0_RNO_cZ\[0\]     LUT2      F        Out     0.549     1.388       -         
lock_cnt_cry_0_RNO[0]                                                                           Net       -        -       0.535     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[0\]            ALU       I0       In      -         1.923       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[0\]            ALU       COUT     Out     0.549     2.472       -         
lock_cnt_cry[0]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[1\]            ALU       CIN      In      -         2.472       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[1\]            ALU       COUT     Out     0.035     2.507       -         
lock_cnt_cry[1]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[2\]            ALU       CIN      In      -         2.507       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[2\]            ALU       COUT     Out     0.035     2.542       -         
lock_cnt_cry[2]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[3\]            ALU       CIN      In      -         2.542       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[3\]            ALU       COUT     Out     0.035     2.577       -         
lock_cnt_cry[3]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[4\]            ALU       CIN      In      -         2.577       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[4\]            ALU       COUT     Out     0.035     2.612       -         
lock_cnt_cry[4]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[5\]            ALU       CIN      In      -         2.612       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[5\]            ALU       COUT     Out     0.035     2.647       -         
lock_cnt_cry[5]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[6\]            ALU       CIN      In      -         2.647       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[6\]            ALU       COUT     Out     0.035     2.682       -         
lock_cnt_cry[6]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[7\]            ALU       CIN      In      -         2.682       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[7\]            ALU       COUT     Out     0.035     2.717       -         
lock_cnt_cry[7]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[8\]            ALU       CIN      In      -         2.717       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[8\]            ALU       COUT     Out     0.035     2.752       -         
lock_cnt_cry[8]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[9\]            ALU       CIN      In      -         2.752       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[9\]            ALU       COUT     Out     0.035     2.787       -         
lock_cnt_cry[9]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[10\]           ALU       CIN      In      -         2.787       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[10\]           ALU       COUT     Out     0.035     2.822       -         
lock_cnt_cry[10]                                                                                Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_s_0\[11\]             ALU       CIN      In      -         2.822       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_s_0\[11\]             ALU       SUM      Out     0.470     3.292       -         
lock_cnt_s[11]                                                                                  Net       -        -       0.535     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[11\]               DFFCE     D        In      -         3.827       -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 3.888 is 2.222(57.2%) logic and 1.666(42.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.305
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.792
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.548

    Number of logic level(s):                12
    Starting point:                          psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_syn\[1\] / Q
    Ending point:                            psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[11\] / D
    The start point is clocked by            ov5640_rgb565_1024x768_vga_top|sys_clk [rising] on pin CLK
    The end   point is clocked by            ov5640_rgb565_1024x768_vga_top|sys_clk [rising] on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                            Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_syn\[1\]                  DFFC      Q        Out     0.243     0.243       -         
lock_cnt_scalar                                                                                 Net       -        -       0.596     -           14        
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0_RNO_cZ\[1\]     LUT2      I0       In      -         0.839       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0_RNO_cZ\[1\]     LUT2      F        Out     0.549     1.388       -         
lock_cnt_cry_0_RNO[1]                                                                           Net       -        -       0.535     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[1\]            ALU       I0       In      -         1.923       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[1\]            ALU       COUT     Out     0.549     2.472       -         
lock_cnt_cry[1]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[2\]            ALU       CIN      In      -         2.472       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[2\]            ALU       COUT     Out     0.035     2.507       -         
lock_cnt_cry[2]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[3\]            ALU       CIN      In      -         2.507       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[3\]            ALU       COUT     Out     0.035     2.542       -         
lock_cnt_cry[3]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[4\]            ALU       CIN      In      -         2.542       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[4\]            ALU       COUT     Out     0.035     2.577       -         
lock_cnt_cry[4]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[5\]            ALU       CIN      In      -         2.577       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[5\]            ALU       COUT     Out     0.035     2.612       -         
lock_cnt_cry[5]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[6\]            ALU       CIN      In      -         2.612       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[6\]            ALU       COUT     Out     0.035     2.647       -         
lock_cnt_cry[6]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[7\]            ALU       CIN      In      -         2.647       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[7\]            ALU       COUT     Out     0.035     2.682       -         
lock_cnt_cry[7]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[8\]            ALU       CIN      In      -         2.682       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[8\]            ALU       COUT     Out     0.035     2.717       -         
lock_cnt_cry[8]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[9\]            ALU       CIN      In      -         2.717       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[9\]            ALU       COUT     Out     0.035     2.752       -         
lock_cnt_cry[9]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[10\]           ALU       CIN      In      -         2.752       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[10\]           ALU       COUT     Out     0.035     2.787       -         
lock_cnt_cry[10]                                                                                Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_s_0\[11\]             ALU       CIN      In      -         2.787       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_s_0\[11\]             ALU       SUM      Out     0.470     3.257       -         
lock_cnt_s[11]                                                                                  Net       -        -       0.535     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[11\]               DFFCE     D        In      -         3.792       -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 3.853 is 2.187(56.8%) logic and 1.666(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.305
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.792
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.548

    Number of logic level(s):                12
    Starting point:                          psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_syn\[1\] / Q
    Ending point:                            psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[10\] / D
    The start point is clocked by            ov5640_rgb565_1024x768_vga_top|sys_clk [rising] on pin CLK
    The end   point is clocked by            ov5640_rgb565_1024x768_vga_top|sys_clk [rising] on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                            Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_syn\[1\]                  DFFC      Q        Out     0.243     0.243       -         
lock_cnt_scalar                                                                                 Net       -        -       0.596     -           14        
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0_RNO_cZ\[0\]     LUT2      I0       In      -         0.839       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0_RNO_cZ\[0\]     LUT2      F        Out     0.549     1.388       -         
lock_cnt_cry_0_RNO[0]                                                                           Net       -        -       0.535     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[0\]            ALU       I0       In      -         1.923       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[0\]            ALU       COUT     Out     0.549     2.472       -         
lock_cnt_cry[0]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[1\]            ALU       CIN      In      -         2.472       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[1\]            ALU       COUT     Out     0.035     2.507       -         
lock_cnt_cry[1]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[2\]            ALU       CIN      In      -         2.507       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[2\]            ALU       COUT     Out     0.035     2.542       -         
lock_cnt_cry[2]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[3\]            ALU       CIN      In      -         2.542       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[3\]            ALU       COUT     Out     0.035     2.577       -         
lock_cnt_cry[3]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[4\]            ALU       CIN      In      -         2.577       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[4\]            ALU       COUT     Out     0.035     2.612       -         
lock_cnt_cry[4]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[5\]            ALU       CIN      In      -         2.612       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[5\]            ALU       COUT     Out     0.035     2.647       -         
lock_cnt_cry[5]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[6\]            ALU       CIN      In      -         2.647       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[6\]            ALU       COUT     Out     0.035     2.682       -         
lock_cnt_cry[6]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[7\]            ALU       CIN      In      -         2.682       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[7\]            ALU       COUT     Out     0.035     2.717       -         
lock_cnt_cry[7]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[8\]            ALU       CIN      In      -         2.717       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[8\]            ALU       COUT     Out     0.035     2.752       -         
lock_cnt_cry[8]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[9\]            ALU       CIN      In      -         2.752       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[9\]            ALU       COUT     Out     0.035     2.787       -         
lock_cnt_cry[9]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[10\]           ALU       CIN      In      -         2.787       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[10\]           ALU       SUM      Out     0.470     3.257       -         
lock_cnt_s[10]                                                                                  Net       -        -       0.535     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[10\]               DFFCE     D        In      -         3.792       -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 3.853 is 2.187(56.8%) logic and 1.666(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.305
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.787
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.543

    Number of logic level(s):                13
    Starting point:                          psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[0\] / Q
    Ending point:                            psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[11\] / D
    The start point is clocked by            ov5640_rgb565_1024x768_vga_top|sys_clk [rising] on pin CLK
    The end   point is clocked by            ov5640_rgb565_1024x768_vga_top|sys_clk [rising] on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                            Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[0\]                DFFCE     Q        Out     0.243     0.243       -         
lock_cnt[0]                                                                                     Net       -        -       0.535     -           2         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0_RNO_cZ\[0\]     LUT2      I1       In      -         0.778       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0_RNO_cZ\[0\]     LUT2      F        Out     0.570     1.348       -         
lock_cnt_cry_0_RNO[0]                                                                           Net       -        -       0.535     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[0\]            ALU       I0       In      -         1.883       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[0\]            ALU       COUT     Out     0.549     2.432       -         
lock_cnt_cry[0]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[1\]            ALU       CIN      In      -         2.432       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[1\]            ALU       COUT     Out     0.035     2.467       -         
lock_cnt_cry[1]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[2\]            ALU       CIN      In      -         2.467       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[2\]            ALU       COUT     Out     0.035     2.502       -         
lock_cnt_cry[2]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[3\]            ALU       CIN      In      -         2.502       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[3\]            ALU       COUT     Out     0.035     2.537       -         
lock_cnt_cry[3]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[4\]            ALU       CIN      In      -         2.537       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[4\]            ALU       COUT     Out     0.035     2.572       -         
lock_cnt_cry[4]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[5\]            ALU       CIN      In      -         2.572       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[5\]            ALU       COUT     Out     0.035     2.607       -         
lock_cnt_cry[5]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[6\]            ALU       CIN      In      -         2.607       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[6\]            ALU       COUT     Out     0.035     2.642       -         
lock_cnt_cry[6]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[7\]            ALU       CIN      In      -         2.642       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[7\]            ALU       COUT     Out     0.035     2.677       -         
lock_cnt_cry[7]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[8\]            ALU       CIN      In      -         2.677       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[8\]            ALU       COUT     Out     0.035     2.712       -         
lock_cnt_cry[8]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[9\]            ALU       CIN      In      -         2.712       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[9\]            ALU       COUT     Out     0.035     2.747       -         
lock_cnt_cry[9]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[10\]           ALU       CIN      In      -         2.747       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[10\]           ALU       COUT     Out     0.035     2.782       -         
lock_cnt_cry[10]                                                                                Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_s_0\[11\]             ALU       CIN      In      -         2.782       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_s_0\[11\]             ALU       SUM      Out     0.470     3.252       -         
lock_cnt_s[11]                                                                                  Net       -        -       0.535     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[11\]               DFFCE     D        In      -         3.787       -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 3.848 is 2.243(58.3%) logic and 1.605(41.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.305
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.757
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.513

    Number of logic level(s):                11
    Starting point:                          psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_syn\[1\] / Q
    Ending point:                            psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[11\] / D
    The start point is clocked by            ov5640_rgb565_1024x768_vga_top|sys_clk [rising] on pin CLK
    The end   point is clocked by            ov5640_rgb565_1024x768_vga_top|sys_clk [rising] on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                            Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_syn\[1\]                  DFFC      Q        Out     0.243     0.243       -         
lock_cnt_scalar                                                                                 Net       -        -       0.596     -           14        
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0_RNO_cZ\[2\]     LUT2      I0       In      -         0.839       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0_RNO_cZ\[2\]     LUT2      F        Out     0.549     1.388       -         
lock_cnt_cry_0_RNO[2]                                                                           Net       -        -       0.535     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[2\]            ALU       I0       In      -         1.923       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[2\]            ALU       COUT     Out     0.549     2.472       -         
lock_cnt_cry[2]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[3\]            ALU       CIN      In      -         2.472       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[3\]            ALU       COUT     Out     0.035     2.507       -         
lock_cnt_cry[3]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[4\]            ALU       CIN      In      -         2.507       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[4\]            ALU       COUT     Out     0.035     2.542       -         
lock_cnt_cry[4]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[5\]            ALU       CIN      In      -         2.542       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[5\]            ALU       COUT     Out     0.035     2.577       -         
lock_cnt_cry[5]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[6\]            ALU       CIN      In      -         2.577       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[6\]            ALU       COUT     Out     0.035     2.612       -         
lock_cnt_cry[6]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[7\]            ALU       CIN      In      -         2.612       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[7\]            ALU       COUT     Out     0.035     2.647       -         
lock_cnt_cry[7]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[8\]            ALU       CIN      In      -         2.647       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[8\]            ALU       COUT     Out     0.035     2.682       -         
lock_cnt_cry[8]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[9\]            ALU       CIN      In      -         2.682       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[9\]            ALU       COUT     Out     0.035     2.717       -         
lock_cnt_cry[9]                                                                                 Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[10\]           ALU       CIN      In      -         2.717       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_cry_0\[10\]           ALU       COUT     Out     0.035     2.752       -         
lock_cnt_cry[10]                                                                                Net       -        -       0.000     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_s_0\[11\]             ALU       CIN      In      -         2.752       -         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_s_0\[11\]             ALU       SUM      Out     0.470     3.222       -         
lock_cnt_s[11]                                                                                  Net       -        -       0.535     -           1         
psram_fifo.PSRAM_Memory_Interface_Top.u_psram_top.u_psram_sync.\\lock_cnt_Z\[11\]               DFFCE     D        In      -         3.757       -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 3.818 is 2.152(56.4%) logic and 1.666(43.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                                              Starting                                   Arrival           
Instance                                                                                                                      Reference     Type     Pin     Net         Time        Slack 
                                                                                                                              Clock                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[0\]     System        DFFC     Q       wbin[0]     0.243       -0.457
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[0\]     System        DFFC     Q       wbin[0]     0.243       -0.457
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[1\]     System        DFFC     Q       wbin[1]     0.243       -0.422
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[1\]     System        DFFC     Q       wbin[1]     0.243       -0.422
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[2\]     System        DFFC     Q       wbin[2]     0.243       -0.387
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[2\]     System        DFFC     Q       wbin[2]     0.243       -0.387
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[3\]     System        DFFC     Q       wbin[3]     0.243       -0.352
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[3\]     System        DFFC     Q       wbin[3]     0.243       -0.352
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[4\]     System        DFFC     Q       wbin[4]     0.243       -0.317
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[4\]     System        DFFC     Q       wbin[4]     0.243       -0.317
===========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                              Starting                                      Required           
Instance                                                                                                                      Reference     Type     Pin     Net            Time         Slack 
                                                                                                                              Clock                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[9\]     System        DFFC     D       wbin_lm[9]     2.526        -0.457
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[9\]     System        DFFC     D       wbin_lm[9]     2.526        -0.457
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[8\]     System        DFFC     D       wbin_lm[8]     2.526        -0.422
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[8\]     System        DFFC     D       wbin_lm[8]     2.526        -0.422
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[7\]     System        DFFC     D       wbin_lm[7]     2.526        -0.387
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[7\]     System        DFFC     D       wbin_lm[7]     2.526        -0.387
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[6\]     System        DFFC     D       wbin_lm[6]     2.526        -0.352
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[6\]     System        DFFC     D       wbin_lm[6]     2.526        -0.352
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[5\]     System        DFFC     D       wbin_lm[5]     2.526        -0.317
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[5\]     System        DFFC     D       wbin_lm[5]     2.526        -0.317
===============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.587
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.526

    - Propagation time:                      2.983
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.457

    Number of logic level(s):                11
    Starting point:                          VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[0\] / Q
    Ending point:                            VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[9\] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[0\]         DFFC     Q        Out     0.243     0.243       -         
wbin[0]                                                                                                                           Net      -        -       0.535     -           2         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[0\]     ALU      I0       In      -         0.778       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[0\]     ALU      COUT     Out     0.549     1.327       -         
wbin_cry[0]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[1\]     ALU      CIN      In      -         1.327       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[1\]     ALU      COUT     Out     0.035     1.362       -         
wbin_cry[1]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[2\]     ALU      CIN      In      -         1.362       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[2\]     ALU      COUT     Out     0.035     1.397       -         
wbin_cry[2]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[3\]     ALU      CIN      In      -         1.397       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[3\]     ALU      COUT     Out     0.035     1.432       -         
wbin_cry[3]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[4\]     ALU      CIN      In      -         1.432       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[4\]     ALU      COUT     Out     0.035     1.467       -         
wbin_cry[4]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[5\]     ALU      CIN      In      -         1.467       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[5\]     ALU      COUT     Out     0.035     1.502       -         
wbin_cry[5]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[6\]     ALU      CIN      In      -         1.502       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[6\]     ALU      COUT     Out     0.035     1.537       -         
wbin_cry[6]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[7\]     ALU      CIN      In      -         1.537       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[7\]     ALU      COUT     Out     0.035     1.572       -         
wbin_cry[7]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[8\]     ALU      CIN      In      -         1.572       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[8\]     ALU      COUT     Out     0.035     1.607       -         
wbin_cry[8]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_s_0\[9\]       ALU      CIN      In      -         1.607       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_s_0\[9\]       ALU      SUM      Out     0.470     2.077       -         
wbin_s[9]                                                                                                                         Net      -        -       0.535     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_lm_0\[9\]      LUT4     I3       In      -         2.612       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_lm_0\[9\]      LUT4     F        Out     0.371     2.983       -         
wbin_lm[9]                                                                                                                        Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[9\]         DFFC     D        In      -         2.983       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.044 is 1.974(64.8%) logic and 1.070(35.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.587
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.526

    - Propagation time:                      2.983
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.457

    Number of logic level(s):                11
    Starting point:                          VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[0\] / Q
    Ending point:                            VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[9\] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[0\]         DFFC     Q        Out     0.243     0.243       -         
wbin[0]                                                                                                                           Net      -        -       0.535     -           2         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[0\]     ALU      I0       In      -         0.778       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[0\]     ALU      COUT     Out     0.549     1.327       -         
wbin_cry[0]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[1\]     ALU      CIN      In      -         1.327       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[1\]     ALU      COUT     Out     0.035     1.362       -         
wbin_cry[1]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[2\]     ALU      CIN      In      -         1.362       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[2\]     ALU      COUT     Out     0.035     1.397       -         
wbin_cry[2]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[3\]     ALU      CIN      In      -         1.397       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[3\]     ALU      COUT     Out     0.035     1.432       -         
wbin_cry[3]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[4\]     ALU      CIN      In      -         1.432       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[4\]     ALU      COUT     Out     0.035     1.467       -         
wbin_cry[4]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[5\]     ALU      CIN      In      -         1.467       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[5\]     ALU      COUT     Out     0.035     1.502       -         
wbin_cry[5]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[6\]     ALU      CIN      In      -         1.502       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[6\]     ALU      COUT     Out     0.035     1.537       -         
wbin_cry[6]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[7\]     ALU      CIN      In      -         1.537       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[7\]     ALU      COUT     Out     0.035     1.572       -         
wbin_cry[7]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[8\]     ALU      CIN      In      -         1.572       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[8\]     ALU      COUT     Out     0.035     1.607       -         
wbin_cry[8]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_s_0\[9\]       ALU      CIN      In      -         1.607       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_s_0\[9\]       ALU      SUM      Out     0.470     2.077       -         
wbin_s[9]                                                                                                                         Net      -        -       0.535     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_lm_0\[9\]      LUT4     I3       In      -         2.612       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_lm_0\[9\]      LUT4     F        Out     0.371     2.983       -         
wbin_lm[9]                                                                                                                        Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[9\]         DFFC     D        In      -         2.983       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.044 is 1.974(64.8%) logic and 1.070(35.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.587
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.526

    - Propagation time:                      2.948
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.422

    Number of logic level(s):                10
    Starting point:                          VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[1\] / Q
    Ending point:                            VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[9\] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[1\]         DFFC     Q        Out     0.243     0.243       -         
wbin[1]                                                                                                                           Net      -        -       0.535     -           3         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[1\]     ALU      I0       In      -         0.778       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[1\]     ALU      COUT     Out     0.549     1.327       -         
wbin_cry[1]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[2\]     ALU      CIN      In      -         1.327       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[2\]     ALU      COUT     Out     0.035     1.362       -         
wbin_cry[2]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[3\]     ALU      CIN      In      -         1.362       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[3\]     ALU      COUT     Out     0.035     1.397       -         
wbin_cry[3]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[4\]     ALU      CIN      In      -         1.397       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[4\]     ALU      COUT     Out     0.035     1.432       -         
wbin_cry[4]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[5\]     ALU      CIN      In      -         1.432       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[5\]     ALU      COUT     Out     0.035     1.467       -         
wbin_cry[5]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[6\]     ALU      CIN      In      -         1.467       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[6\]     ALU      COUT     Out     0.035     1.502       -         
wbin_cry[6]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[7\]     ALU      CIN      In      -         1.502       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[7\]     ALU      COUT     Out     0.035     1.537       -         
wbin_cry[7]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[8\]     ALU      CIN      In      -         1.537       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_cry_0\[8\]     ALU      COUT     Out     0.035     1.572       -         
wbin_cry[8]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_s_0\[9\]       ALU      CIN      In      -         1.572       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_s_0\[9\]       ALU      SUM      Out     0.470     2.042       -         
wbin_s[9]                                                                                                                         Net      -        -       0.535     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_lm_0\[9\]      LUT4     I3       In      -         2.577       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_lm_0\[9\]      LUT4     F        Out     0.371     2.948       -         
wbin_lm[9]                                                                                                                        Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps1x1.u_RAM_based_shift_reg.\\wbin_Z\[9\]         DFFC     D        In      -         2.948       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.009 is 1.939(64.4%) logic and 1.070(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.587
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.526

    - Propagation time:                      2.948
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.422

    Number of logic level(s):                10
    Starting point:                          VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[1\] / Q
    Ending point:                            VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[9\] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[1\]         DFFC     Q        Out     0.243     0.243       -         
wbin[1]                                                                                                                           Net      -        -       0.535     -           3         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[1\]     ALU      I0       In      -         0.778       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[1\]     ALU      COUT     Out     0.549     1.327       -         
wbin_cry[1]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[2\]     ALU      CIN      In      -         1.327       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[2\]     ALU      COUT     Out     0.035     1.362       -         
wbin_cry[2]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[3\]     ALU      CIN      In      -         1.362       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[3\]     ALU      COUT     Out     0.035     1.397       -         
wbin_cry[3]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[4\]     ALU      CIN      In      -         1.397       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[4\]     ALU      COUT     Out     0.035     1.432       -         
wbin_cry[4]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[5\]     ALU      CIN      In      -         1.432       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[5\]     ALU      COUT     Out     0.035     1.467       -         
wbin_cry[5]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[6\]     ALU      CIN      In      -         1.467       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[6\]     ALU      COUT     Out     0.035     1.502       -         
wbin_cry[6]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[7\]     ALU      CIN      In      -         1.502       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[7\]     ALU      COUT     Out     0.035     1.537       -         
wbin_cry[7]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[8\]     ALU      CIN      In      -         1.537       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[8\]     ALU      COUT     Out     0.035     1.572       -         
wbin_cry[8]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_s_0\[9\]       ALU      CIN      In      -         1.572       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_s_0\[9\]       ALU      SUM      Out     0.470     2.042       -         
wbin_s[9]                                                                                                                         Net      -        -       0.535     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_lm_0\[9\]      LUT4     I3       In      -         2.577       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_lm_0\[9\]      LUT4     F        Out     0.371     2.948       -         
wbin_lm[9]                                                                                                                        Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[9\]         DFFC     D        In      -         2.948       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.009 is 1.939(64.4%) logic and 1.070(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.587
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.526

    - Propagation time:                      2.948
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.422

    Number of logic level(s):                10
    Starting point:                          VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[0\] / Q
    Ending point:                            VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[8\] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[0\]         DFFC     Q        Out     0.243     0.243       -         
wbin[0]                                                                                                                           Net      -        -       0.535     -           2         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[0\]     ALU      I0       In      -         0.778       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[0\]     ALU      COUT     Out     0.549     1.327       -         
wbin_cry[0]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[1\]     ALU      CIN      In      -         1.327       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[1\]     ALU      COUT     Out     0.035     1.362       -         
wbin_cry[1]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[2\]     ALU      CIN      In      -         1.362       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[2\]     ALU      COUT     Out     0.035     1.397       -         
wbin_cry[2]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[3\]     ALU      CIN      In      -         1.397       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[3\]     ALU      COUT     Out     0.035     1.432       -         
wbin_cry[3]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[4\]     ALU      CIN      In      -         1.432       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[4\]     ALU      COUT     Out     0.035     1.467       -         
wbin_cry[4]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[5\]     ALU      CIN      In      -         1.467       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[5\]     ALU      COUT     Out     0.035     1.502       -         
wbin_cry[5]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[6\]     ALU      CIN      In      -         1.502       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[6\]     ALU      COUT     Out     0.035     1.537       -         
wbin_cry[6]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[7\]     ALU      CIN      In      -         1.537       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[7\]     ALU      COUT     Out     0.035     1.572       -         
wbin_cry[7]                                                                                                                       Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[8\]     ALU      CIN      In      -         1.572       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_cry_0\[8\]     ALU      SUM      Out     0.470     2.042       -         
wbin_s[8]                                                                                                                         Net      -        -       0.535     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_lm_0\[8\]      LUT4     I3       In      -         2.577       -         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_lm_0\[8\]      LUT4     F        Out     0.371     2.948       -         
wbin_lm[8]                                                                                                                        Net      -        -       0.000     -           1         
VIP_Bit_Erosion_Detector.u_VIP_Matrix_Generate_3X3_1Bit.u_Line_Shift_RAM_1Bit.taps0x1.u_RAM_based_shift_reg.\\wbin_Z\[8\]         DFFC     D        In      -         2.948       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.009 is 1.939(64.4%) logic and 1.070(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 303MB peak: 309MB)


Finished timing report (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 303MB peak: 309MB)

---------------------------------------
Resource Usage Report for ov5640_rgb565_1024x768_vga_top 

Mapping to part: gw2ar_18elqfp144-8
Cell usage:
ALU             690 uses
CLKDIV          1 use
DFF             98 uses
DFFC            608 uses
DFFCE           344 uses
DFFE            115 uses
DFFNP           8 uses
DFFP            6 uses
DFFPE           7 uses
DFFR            46 uses
DFFRE           47 uses
DFFS            15 uses
DFFSE           2 uses
DHCEN           1 use
DLL             1 use
GSR             7 uses
IDES4           16 uses
INV             61 uses
IODELAY         18 uses
MUX2_LUT5       140 uses
MUX2_LUT6       17 uses
OSER4           22 uses
PLL             2 uses
SDP             4 uses
SDPX9           4 uses
SP              2 uses
LUT1            4 uses
LUT2            732 uses
LUT3            688 uses
LUT4            887 uses

I/O ports: 65
I/O primitives: 63
ELVDS_OBUF     2 uses
IBUF           13 uses
IOBUF          18 uses
OBUF           29 uses
TBUF           1 use

I/O Register bits:                  0
Register bits not including I/Os:   1296 of 15552 (8%)

RAM/ROM usage summary
Block Rams : 10 of 46 (21%)

Total load per clock:
   ov5640_rgb565_1024x768_vga_top|sys_clk: 31
   Gowin_PLL|clkout_inferred_clock: 97
   ov5640_rgb565_1024x768_vga_top|cam_pclk: 461
   i2c_dri_Z1|dri_clk_derived_clock: 93

@S |Mapping Summary:
Total  LUTs: 2311 (11%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 82MB peak: 309MB)

Process took 0h:00m:31s realtime, 0h:00m:30s cputime
# Fri Nov 22 22:14:53 2019

###########################################################]
