Execute     source -notrace -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls opened at Sun Feb 15 20:08:33 -0300 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights.h' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(7)
Execute     add_files E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/weights.h 
INFO: [HLS 200-10] Adding design file 'E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/weights.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=top.cpp' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=top.cpp' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(8)
Execute     add_files E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/top.cpp 
INFO: [HLS 200-10] Adding design file 'E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/top.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=bgn_inference' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=bgn_inference' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(9)
Execute     set_top bgn_inference 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-2' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-2' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(1)
Execute     set_part xc7z020clg400-2 
Execute       create_platform xc7z020clg400-2 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
Command       create_platform done; 1.011 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.076 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 1.087 sec.
Execute   apply_ini E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 265.430 MB.
Execute       set_directive_top bgn_inference -name=bgn_inference 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.cpp.clang.out.log 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/clang.out.log 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/.systemc_flag -fix-errors E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.713 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/all.directive.json -fix-errors E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.028 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3.876 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.bc {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 13.075 seconds; current allocated memory: 272.559 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.0.bc -args  "E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.g.bc -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.0.bc > E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -args E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.1.lower.bc > E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -args E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.2.m1.bc > E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.958 sec.
Execute       run_link_or_opt -opt -out E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -args E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=bgn_inference -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=bgn_inference -reflow-float-conversion -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc > E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.445 sec.
Execute       run_link_or_opt -out E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -args E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.4.m2.bc > E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc -args E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=bgn_inference 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=bgn_inference -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc > E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=bgn_inference -mllvm -hls-db-dir -mllvm E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 2> E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 262 Compile/Link E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 262 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 252 Unroll/Inline (step 1) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 173 Unroll/Inline (step 2) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 166 Unroll/Inline (step 3) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 166 Unroll/Inline (step 4) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 167 Array/Struct (step 1) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 167 Array/Struct (step 2) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 167 Array/Struct (step 3) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 167 Array/Struct (step 4) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 170 Array/Struct (step 5) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 170 Performance (step 1) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 167 Performance (step 2) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 167 Performance (step 3) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 167 Performance (step 4) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 171 HW Transforms (step 1) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.603 sec.
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 HW Transforms (step 2) E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'my_popcount(ap_uint<32>)' into 'bgn_inference(ap_uint<32>*, int*)' (top.cpp:49:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:13:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (top.cpp:13:22) in function 'bgn_inference' completely with a factor of 32 (top.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'bgn_inference(ap_uint<32>*, int*)' (top.cpp:20:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.314 seconds; current allocated memory: 273.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 273.652 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top bgn_inference -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.0.bc -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 287.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.1.bc -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.2.prechk.bc -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 289.078 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.g.1.bc to E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.o.1.bc -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.o.1.tmp.bc -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 310.422 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.o.2.bc -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'LAYER1'(top.cpp:38:10) and 'VITIS_LOOP_42_1'(top.cpp:42:26) in function 'bgn_inference' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'LAYER2'(top.cpp:61:13) and 'VITIS_LOOP_64_2'(top.cpp:64:26) in function 'bgn_inference' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LAYER1' (top.cpp:38:10) in function 'bgn_inference'.
INFO: [XFORM 203-541] Flattening a loop nest 'LAYER2' (top.cpp:61:13) in function 'bgn_inference'.
Execute           auto_get_db
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.o.3.bc -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 322.543 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.26 sec.
Command     elaborate done; 20.66 sec.
Execute     ap_eval exec zip -j E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'bgn_inference' ...
Execute       ap_set_top_model bgn_inference 
Execute       get_model_list bgn_inference -filter all-wo-channel -topdown 
Execute       preproc_iomode -model bgn_inference 
Execute       preproc_iomode -model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
Execute       preproc_iomode -model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list bgn_inference -filter all-wo-channel 
INFO-FLOW: Model list for configure: bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 bgn_inference
INFO-FLOW: Configuring Module : bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 ...
Execute       set_default_model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
Execute       apply_spec_resource_limit bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
INFO-FLOW: Configuring Module : bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 ...
Execute       set_default_model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
Execute       apply_spec_resource_limit bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
INFO-FLOW: Configuring Module : bgn_inference ...
Execute       set_default_model bgn_inference 
Execute       apply_spec_resource_limit bgn_inference 
INFO-FLOW: Model list for preprocess: bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 bgn_inference
INFO-FLOW: Preprocessing Module: bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 ...
Execute       set_default_model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
Execute       cdfg_preprocess -model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
Execute       rtl_gen_preprocess bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
INFO-FLOW: Preprocessing Module: bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 ...
Execute       set_default_model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
Execute       cdfg_preprocess -model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
Execute       rtl_gen_preprocess bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
INFO-FLOW: Preprocessing Module: bgn_inference ...
Execute       set_default_model bgn_inference 
Execute       cdfg_preprocess -model bgn_inference 
Execute       rtl_gen_preprocess bgn_inference 
INFO-FLOW: Model list for synthesis: bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 bgn_inference
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
Execute       schedule -model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LAYER1_VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 37, loop 'LAYER1_VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 326.473 MB.
Execute       syn_report -verbosereport -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.sched.adb -f 
INFO-FLOW: Finish scheduling bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.
Execute       set_default_model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
Execute       bind -model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 327.805 MB.
Execute       syn_report -verbosereport -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.bind.adb -f 
INFO-FLOW: Finish binding bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
Execute       schedule -model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LAYER2_VITIS_LOOP_64_2'.
WARNING: [HLS 200-880] The II Violation in module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' (loop 'LAYER2_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:66 on local variable 'sum', top.cpp:62 and 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:62 on local variable 'sum', top.cpp:62.
WARNING: [HLS 200-880] The II Violation in module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' (loop 'LAYER2_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:66 on local variable 'sum', top.cpp:62 and 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:62 on local variable 'sum', top.cpp:62.
WARNING: [HLS 200-880] The II Violation in module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' (loop 'LAYER2_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:66 on local variable 'sum', top.cpp:62 and 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:62 on local variable 'sum', top.cpp:62.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'LAYER2_VITIS_LOOP_64_2'
WARNING: [HLS 200-871] Estimated clock period (7.627 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' consists of the following:
	'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:62 on local variable 'sum', top.cpp:62 [47]  (1.298 ns)
	'load' operation 32 bit ('sum_1_load', top.cpp:66) on local variable 'sum', top.cpp:62 [50]  (0.000 ns)
	'fadd' operation 32 bit ('sum', top.cpp:66) [62]  (6.329 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.466 seconds; current allocated memory: 328.344 MB.
Execute       syn_report -verbosereport -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.sched.adb -f 
INFO-FLOW: Finish scheduling bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.
Execute       set_default_model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
Execute       bind -model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 328.629 MB.
Execute       syn_report -verbosereport -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.bind.adb -f 
INFO-FLOW: Finish binding bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bgn_inference 
Execute       schedule -model bgn_inference 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 328.875 MB.
Execute       syn_report -verbosereport -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.sched.adb -f 
INFO-FLOW: Finish scheduling bgn_inference.
Execute       set_default_model bgn_inference 
Execute       bind -model bgn_inference 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 329.035 MB.
Execute       syn_report -verbosereport -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.bind.adb -f 
INFO-FLOW: Finish binding bgn_inference.
Execute       get_model_list bgn_inference -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
Execute       rtl_gen_preprocess bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
Execute       rtl_gen_preprocess bgn_inference 
INFO-FLOW: Model list for RTL generation: bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 bgn_inference
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 -top_prefix bgn_inference_ -sub_prefix bgn_inference_ -mg_file E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1' pipeline 'LAYER1_VITIS_LOOP_42_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1'.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R' using block ROMs.
Command       create_rtl_model done; 0.178 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 343.414 MB.
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.rtl_wrap.cfg.tcl 
Execute       gen_rtl bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 -style xilinx -f -lang vhdl -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/vhdl/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
Execute       gen_rtl bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 -style xilinx -f -lang vlog -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
Execute       syn_report -csynth -model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 -f -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.adb 
Execute       db_write -model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 -bindview -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 -p E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 -top_prefix bgn_inference_ -sub_prefix bgn_inference_ -mg_file E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' pipeline 'LAYER2_VITIS_LOOP_64_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2'.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 343.414 MB.
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.rtl_wrap.cfg.tcl 
Execute       gen_rtl bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 -style xilinx -f -lang vhdl -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/vhdl/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
Execute       gen_rtl bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 -style xilinx -f -lang vlog -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/verilog/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
Execute       syn_report -csynth -model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 -f -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.adb 
Execute       db_write -model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 -bindview -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 -p E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model bgn_inference -top_prefix  -sub_prefix bgn_inference_ -mg_file E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'bgn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bgn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bgn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'prediction', 'input_img' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgn_inference'.
INFO: [RTMG 210-278] Implementing memory 'bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
Command       create_rtl_model done; 1.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.497 seconds; current allocated memory: 343.414 MB.
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.rtl_wrap.cfg.tcl 
Execute       gen_rtl bgn_inference -istop -style xilinx -f -lang vhdl -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/vhdl/bgn_inference 
Execute       gen_rtl bgn_inference -istop -style xilinx -f -lang vlog -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/verilog/bgn_inference 
Execute       syn_report -csynth -model bgn_inference -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/bgn_inference_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model bgn_inference -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/bgn_inference_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model bgn_inference -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model bgn_inference -f -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.adb 
Execute       db_write -model bgn_inference -bindview -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bgn_inference -p E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference 
Execute       export_constraint_db -f -tool general -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.constraint.tcl 
Execute       syn_report -designview -model bgn_inference -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.design.xml 
Execute       syn_report -csynthDesign -model bgn_inference -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth.rpt -MHOut E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -wcfg -model bgn_inference -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model bgn_inference -o E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.protoinst 
Execute       sc_get_clocks bgn_inference 
Execute       sc_get_portdomain bgn_inference 
INFO-FLOW: Model list for RTL component generation: bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 bgn_inference
INFO-FLOW: Handling components in module [bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1] ... 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.compgen.tcl 
INFO-FLOW: Found component bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1.
INFO-FLOW: Append model bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1
INFO-FLOW: Found component bgn_inference_sitofp_32ns_32_5_no_dsp_1.
INFO-FLOW: Append model bgn_inference_sitofp_32ns_32_5_no_dsp_1
INFO-FLOW: Found component bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1.
INFO-FLOW: Append model bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1
INFO-FLOW: Found component bgn_inference_mac_muladd_8ns_5ns_5ns_12_4_1.
INFO-FLOW: Append model bgn_inference_mac_muladd_8ns_5ns_5ns_12_4_1
INFO-FLOW: Found component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R.
INFO-FLOW: Append model bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R
INFO-FLOW: Found component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R.
INFO-FLOW: Append model bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R
INFO-FLOW: Found component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R.
INFO-FLOW: Append model bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R
INFO-FLOW: Found component bgn_inference_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bgn_inference_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2] ... 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.compgen.tcl 
INFO-FLOW: Found component bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R.
INFO-FLOW: Append model bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R
INFO-FLOW: Found component bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R.
INFO-FLOW: Append model bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R
INFO-FLOW: Found component bgn_inference_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bgn_inference_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bgn_inference] ... 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.compgen.tcl 
INFO-FLOW: Found component bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component bgn_inference_CTRL_s_axi.
INFO-FLOW: Append model bgn_inference_CTRL_s_axi
INFO-FLOW: Append model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1
INFO-FLOW: Append model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2
INFO-FLOW: Append model bgn_inference
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1 bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1 bgn_inference_sitofp_32ns_32_5_no_dsp_1 bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1 bgn_inference_mac_muladd_8ns_5ns_5ns_12_4_1 bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R bgn_inference_flow_control_loop_pipe_sequential_init bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1 bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R bgn_inference_flow_control_loop_pipe_sequential_init bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1 bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1 bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W bgn_inference_CTRL_s_axi bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 bgn_inference
INFO-FLOW: Generating E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1
INFO-FLOW: To file: write model bgn_inference_sitofp_32ns_32_5_no_dsp_1
INFO-FLOW: To file: write model bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1
INFO-FLOW: To file: write model bgn_inference_mac_muladd_8ns_5ns_5ns_12_4_1
INFO-FLOW: To file: write model bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R
INFO-FLOW: To file: write model bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R
INFO-FLOW: To file: write model bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R
INFO-FLOW: To file: write model bgn_inference_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R
INFO-FLOW: To file: write model bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R
INFO-FLOW: To file: write model bgn_inference_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model bgn_inference_CTRL_s_axi
INFO-FLOW: To file: write model bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1
INFO-FLOW: To file: write model bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2
INFO-FLOW: To file: write model bgn_inference
INFO-FLOW: Generating E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/vhdl' dstVlogDir='E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/vlog' tclDir='E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db' modelList='bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1
bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1
bgn_inference_sitofp_32ns_32_5_no_dsp_1
bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1
bgn_inference_mac_muladd_8ns_5ns_5ns_12_4_1
bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R
bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R
bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R
bgn_inference_flow_control_loop_pipe_sequential_init
bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1
bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R
bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R
bgn_inference_flow_control_loop_pipe_sequential_init
bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1
bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1
bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W
bgn_inference_CTRL_s_axi
bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1
bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2
bgn_inference
' expOnly='0'
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.compgen.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.compgen.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.compgen.tcl 
Execute         source ./CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 343.414 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='bgn_inference_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1
bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1
bgn_inference_sitofp_32ns_32_5_no_dsp_1
bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1
bgn_inference_mac_muladd_8ns_5ns_5ns_12_4_1
bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R
bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R
bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R
bgn_inference_flow_control_loop_pipe_sequential_init
bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1
bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R
bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R
bgn_inference_flow_control_loop_pipe_sequential_init
bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1
bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1
bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W
bgn_inference_CTRL_s_axi
bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1
bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2
bgn_inference
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top-io-be.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.tbgen.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.compgen.dataonly.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.compgen.dataonly.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.rtl_wrap.cfg.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.compgen.dataonly.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.tbgen.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.tbgen.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.tbgen.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.constraint.tcl 
Execute       sc_get_clocks bgn_inference 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST bgn_inference MODULE2INSTS {bgn_inference bgn_inference bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79 bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93} INST2MODULE {bgn_inference bgn_inference grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79 bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93 bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2} INSTDATA {bgn_inference {DEPTH 1 CHILDREN {grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79 grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93}} grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79 {DEPTH 2 CHILDREN {}} grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93 {DEPTH 2 CHILDREN {}}} MODULEDATA {bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_fu_281_p2 SOURCE top.cpp:38 VARIABLE icmp_ln38 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_287_p2 SOURCE top.cpp:38 VARIABLE add_ln38 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_fu_299_p2 SOURCE top.cpp:42 VARIABLE icmp_ln42 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_fu_305_p3 SOURCE top.cpp:38 VARIABLE select_ln38 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_1_fu_1011_p3 SOURCE top.cpp:38 VARIABLE select_ln38_1 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_313_p2 SOURCE top.cpp:38 VARIABLE add_ln38_1 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_2_fu_319_p3 SOURCE top.cpp:38 VARIABLE select_ln38_2 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_5ns_12_4_1_U7 SOURCE top.cpp:42 VARIABLE mul_ln42 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_5ns_12_4_1_U7 SOURCE top.cpp:44 VARIABLE add_ln44 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln48_fu_375_p2 SOURCE top.cpp:48 VARIABLE xor_ln48 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xnor_result_fu_381_p2 SOURCE top.cpp:48 VARIABLE xnor_result LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln15_fu_403_p3 SOURCE top.cpp:15 VARIABLE select_ln15 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_1_fu_411_p3 SOURCE top.cpp:15 VARIABLE cnt_1 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_2_fu_427_p2 SOURCE top.cpp:15 VARIABLE cnt_2 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_3_fu_433_p3 SOURCE top.cpp:15 VARIABLE cnt_3 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_453_p2 SOURCE top.cpp:15 VARIABLE add_ln15 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_4_fu_459_p3 SOURCE top.cpp:15 VARIABLE cnt_4 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_5_fu_683_p2 SOURCE top.cpp:15 VARIABLE cnt_5 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_6_fu_688_p3 SOURCE top.cpp:15 VARIABLE cnt_6 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_2_fu_694_p2 SOURCE top.cpp:15 VARIABLE add_ln15_2 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_7_fu_700_p3 SOURCE top.cpp:15 VARIABLE cnt_7 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_8_fu_707_p2 SOURCE top.cpp:15 VARIABLE cnt_8 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_9_fu_713_p3 SOURCE top.cpp:15 VARIABLE cnt_9 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_4_fu_724_p2 SOURCE top.cpp:15 VARIABLE add_ln15_4 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_10_fu_730_p3 SOURCE top.cpp:15 VARIABLE cnt_10 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_11_fu_737_p2 SOURCE top.cpp:15 VARIABLE cnt_11 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_12_fu_743_p3 SOURCE top.cpp:15 VARIABLE cnt_12 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_6_fu_748_p2 SOURCE top.cpp:15 VARIABLE add_ln15_6 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_13_fu_754_p3 SOURCE top.cpp:15 VARIABLE cnt_13 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_14_fu_761_p2 SOURCE top.cpp:15 VARIABLE cnt_14 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_15_fu_767_p3 SOURCE top.cpp:15 VARIABLE cnt_15 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_8_fu_774_p2 SOURCE top.cpp:15 VARIABLE add_ln15_8 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_16_fu_780_p3 SOURCE top.cpp:15 VARIABLE cnt_16 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_17_fu_787_p2 SOURCE top.cpp:15 VARIABLE cnt_17 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_18_fu_792_p3 SOURCE top.cpp:15 VARIABLE cnt_18 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_10_fu_798_p2 SOURCE top.cpp:15 VARIABLE add_ln15_10 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_19_fu_804_p3 SOURCE top.cpp:15 VARIABLE cnt_19 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_20_fu_811_p2 SOURCE top.cpp:15 VARIABLE cnt_20 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_21_fu_817_p3 SOURCE top.cpp:15 VARIABLE cnt_21 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_12_fu_828_p2 SOURCE top.cpp:15 VARIABLE add_ln15_12 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_22_fu_834_p3 SOURCE top.cpp:15 VARIABLE cnt_22 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_23_fu_839_p2 SOURCE top.cpp:15 VARIABLE cnt_23 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_24_fu_845_p3 SOURCE top.cpp:15 VARIABLE cnt_24 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_14_fu_852_p2 SOURCE top.cpp:15 VARIABLE add_ln15_14 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_25_fu_858_p3 SOURCE top.cpp:15 VARIABLE cnt_25 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_26_fu_865_p2 SOURCE top.cpp:15 VARIABLE cnt_26 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_27_fu_871_p3 SOURCE top.cpp:15 VARIABLE cnt_27 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_16_fu_878_p2 SOURCE top.cpp:15 VARIABLE add_ln15_16 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_28_fu_883_p3 SOURCE top.cpp:15 VARIABLE cnt_28 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_29_fu_889_p2 SOURCE top.cpp:15 VARIABLE cnt_29 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_30_fu_895_p3 SOURCE top.cpp:15 VARIABLE cnt_30 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_18_fu_902_p2 SOURCE top.cpp:15 VARIABLE add_ln15_18 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_31_fu_908_p3 SOURCE top.cpp:15 VARIABLE cnt_31 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_32_fu_915_p2 SOURCE top.cpp:15 VARIABLE cnt_32 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_33_fu_921_p3 SOURCE top.cpp:15 VARIABLE cnt_33 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_20_fu_926_p2 SOURCE top.cpp:15 VARIABLE add_ln15_20 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_34_fu_932_p3 SOURCE top.cpp:15 VARIABLE cnt_34 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_35_fu_939_p2 SOURCE top.cpp:15 VARIABLE cnt_35 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_36_fu_945_p3 SOURCE top.cpp:15 VARIABLE cnt_36 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_22_fu_952_p2 SOURCE top.cpp:15 VARIABLE add_ln15_22 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_37_fu_958_p3 SOURCE top.cpp:15 VARIABLE cnt_37 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_38_fu_965_p2 SOURCE top.cpp:15 VARIABLE cnt_38 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_39_fu_970_p3 SOURCE top.cpp:15 VARIABLE cnt_39 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_24_fu_976_p2 SOURCE top.cpp:15 VARIABLE add_ln15_24 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_40_fu_982_p3 SOURCE top.cpp:15 VARIABLE cnt_40 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_41_fu_989_p2 SOURCE top.cpp:15 VARIABLE cnt_41 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_42_fu_995_p3 SOURCE top.cpp:15 VARIABLE cnt_42 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_26_fu_1002_p2 SOURCE top.cpp:15 VARIABLE add_ln15_26 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_43_fu_1018_p3 SOURCE top.cpp:15 VARIABLE cnt_43 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_44_fu_1023_p2 SOURCE top.cpp:15 VARIABLE cnt_44 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_45_fu_1029_p3 SOURCE top.cpp:15 VARIABLE cnt_45 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_28_fu_1047_p2 SOURCE top.cpp:15 VARIABLE add_ln15_28 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_46_fu_1053_p3 SOURCE top.cpp:15 VARIABLE cnt_46 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME total_popcount_1_fu_1065_p2 SOURCE top.cpp:49 VARIABLE total_popcount_1 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_331_p2 SOURCE top.cpp:42 VARIABLE add_ln42 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_1_fu_337_p2 SOURCE top.cpp:42 VARIABLE icmp_ln42_1 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_5_no_dsp_1_U4 SOURCE top.cpp:53 VARIABLE conv LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U2 SOURCE top.cpp:53 VARIABLE sub LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 11 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_12_no_dsp_1_U6 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8} VARIABLE tmp LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 11 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_12_no_dsp_1_U3 SOURCE top.cpp:53 VARIABLE val LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln54_fu_1097_p2 SOURCE top.cpp:54 VARIABLE icmp_ln54 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_1_fu_1103_p2 SOURCE top.cpp:54 VARIABLE icmp_ln54_1 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln54_fu_1109_p2 SOURCE top.cpp:54 VARIABLE or_ln54 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln54_fu_1115_p2 SOURCE top.cpp:54 VARIABLE and_ln54 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln54_fu_1121_p3 SOURCE top.cpp:54 VARIABLE select_ln54 LOOP LAYER1_VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME layer1_w_U SOURCE {} VARIABLE layer1_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32000 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME bn_mean_U SOURCE {} VARIABLE bn_mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1280 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME bn_var_U SOURCE {} VARIABLE bn_var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1280 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 3 BRAM 72 URAM 0}} bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_189_p2 SOURCE top.cpp:61 VARIABLE icmp_ln61 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_195_p2 SOURCE top.cpp:61 VARIABLE add_ln61 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_204_p2 SOURCE top.cpp:64 VARIABLE icmp_ln64 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_fu_210_p3 SOURCE top.cpp:59 VARIABLE select_ln59 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_248_p2 SOURCE top.cpp:61 VARIABLE add_ln61_1 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_fu_254_p3 SOURCE top.cpp:61 VARIABLE select_ln61 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_1_fu_311_p3 SOURCE top.cpp:61 VARIABLE select_ln61_1 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_2_fu_330_p3 SOURCE top.cpp:61 VARIABLE select_ln61_2 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_fu_218_p2 SOURCE top.cpp:59 VARIABLE first_iter_1 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_272_p2 SOURCE top.cpp:66 VARIABLE add_ln66 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U19 SOURCE top.cpp:66 VARIABLE mul LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_229_p2 SOURCE top.cpp:64 VARIABLE add_ln64 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_fu_371_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_1_fu_377_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_1 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_fu_383_p2 SOURCE top.cpp:69 VARIABLE or_ln69 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_2_fu_389_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_2 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_3_fu_395_p2 SOURCE top.cpp:69 VARIABLE icmp_ln69_3 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln69_1_fu_401_p2 SOURCE top.cpp:69 VARIABLE or_ln69_1 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_fu_407_p2 SOURCE top.cpp:69 VARIABLE and_ln69 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_1_fu_413_p2 SOURCE top.cpp:69 VARIABLE and_ln69_1 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME class_idx_2_fu_422_p3 SOURCE top.cpp:69 VARIABLE class_idx_2 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_1_fu_430_p3 SOURCE top.cpp:69 VARIABLE max_val_1 LOOP LAYER2_VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME layer2_w_U SOURCE {} VARIABLE layer2_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12800 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME layer2_b_U SOURCE {} VARIABLE layer2_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 10 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 3 BRAM 32 URAM 0}} bgn_inference {BINDINFO {{BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME hidden_out_U SOURCE top.cpp:34 VARIABLE hidden_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 8 BRAM 104 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 349.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bgn_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for bgn_inference.
Execute       syn_report -model bgn_inference -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.11 MHz
Command     autosyn done; 6.756 sec.
Command   csynth_design done; 27.535 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls opened at Sun Feb 15 20:09:11 -0300 2026
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-2 
Execute       create_platform xc7z020-clg400-2 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
Command       create_platform done; 1.024 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.092 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.153 sec.
Execute   apply_ini E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights.h' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(7)
Execute     add_files E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/weights.h 
INFO: [HLS 200-10] Adding design file 'E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/weights.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=top.cpp' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=top.cpp' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(8)
Execute     add_files E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/top.cpp 
INFO: [HLS 200-10] Adding design file 'E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/top.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=bgn_inference' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=bgn_inference' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(9)
Execute     set_top bgn_inference 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-2' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-2' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(1)
Execute     set_part xc7z020clg400-2 
Execute       create_platform xc7z020clg400-2 -board  
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.14 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.152 sec.
Execute   apply_ini E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/config.cmdline 
Execute   ::AP::init_summary_file package-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=bgn_inference xml_exists=0
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.tbgen.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.tbgen.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.tbgen.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to bgn_inference
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1
bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1
bgn_inference_sitofp_32ns_32_5_no_dsp_1
bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1
bgn_inference_mac_muladd_8ns_5ns_5ns_12_4_1
bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R
bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R
bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R
bgn_inference_flow_control_loop_pipe_sequential_init
bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1
bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R
bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R
bgn_inference_flow_control_loop_pipe_sequential_init
bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1
bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1
bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W
bgn_inference_CTRL_s_axi
bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1
bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2
bgn_inference
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top-io-be.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.tbgen.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.compgen.dataonly.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.compgen.dataonly.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.rtl_wrap.cfg.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.compgen.dataonly.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.tbgen.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.tbgen.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.tbgen.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.constraint.tcl 
Execute     sc_get_clocks bgn_inference 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/misc/bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.constraint.tcl 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/bgn_inference.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s bgn_ip/bgn_inference.zip 
INFO: [HLS 200-802] Generated output file bgn_ip/bgn_inference.zip
Command   export_design done; 21.164 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
