/* Generated by Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os) */

module full_adder(a, b, cin, sum, carry);
  wire _0_;
  wire _1_;
  input a;
  wire a;
  input b;
  wire b;
  output carry;
  wire carry;
  input cin;
  wire cin;
  output sum;
  wire sum;
  sky130_fd_sc_hd__xnor2_2 _2_ (
    .A(b),
    .B(a),
    .Y(_0_)
  );
  sky130_fd_sc_hd__xnor2_2 _3_ (
    .A(cin),
    .B(_0_),
    .Y(sum)
  );
  sky130_fd_sc_hd__a21o_2 _4_ (
    .A1(b),
    .A2(a),
    .B1(cin),
    .X(_1_)
  );
  sky130_fd_sc_hd__o21a_2 _5_ (
    .A1(b),
    .A2(a),
    .B1(_1_),
    .X(carry)
  );
endmodule
