// Seed: 249930374
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri id_3,
    output supply1 id_4,
    output tri id_5,
    input supply1 id_6
    , id_25,
    output uwire id_7,
    output wor id_8,
    output wand id_9,
    input supply1 id_10,
    input uwire id_11,
    input wor id_12,
    input wire id_13
    , id_26,
    input uwire id_14,
    input supply0 id_15,
    input wire id_16,
    output wand id_17,
    input wand id_18,
    output tri0 id_19,
    input tri0 id_20,
    input supply0 id_21,
    input wor id_22,
    input tri0 id_23
);
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    inout uwire id_2,
    output tri id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wire id_10,
    input wire id_11,
    input wand id_12,
    input tri0 id_13,
    output supply0 id_14,
    output tri1 id_15,
    output wor id_16,
    input tri0 id_17,
    input supply1 id_18,
    output logic id_19
);
  initial begin
    $display;
  end
  always @(id_4) id_19 <= id_3++;
  module_0(
      id_2,
      id_11,
      id_2,
      id_1,
      id_6,
      id_6,
      id_13,
      id_15,
      id_2,
      id_16,
      id_12,
      id_0,
      id_17,
      id_18,
      id_0,
      id_0,
      id_2,
      id_6,
      id_9,
      id_14,
      id_9,
      id_13,
      id_12,
      id_2
  );
  wire id_21;
  assign id_3 = 1;
  wire id_22;
endmodule
