{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1720252383376 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "VeriogSingleCycleMIPS EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design VeriogSingleCycleMIPS" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1720252383457 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1720252383494 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1720252383494 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720252383565 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720252383572 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720252383723 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720252383723 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720252383723 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720252383723 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 1546 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720252383725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 1548 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720252383725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 1550 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720252383725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 1552 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720252383725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 1554 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720252383725 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1720252383725 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720252383726 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1720252383727 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "49 49 " "No exact pin location assignment(s) for 49 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[0\] " "Pin MuxOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[0] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 662 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[1\] " "Pin MuxOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[1] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[2\] " "Pin MuxOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[2] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[3\] " "Pin MuxOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[3] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 665 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[4\] " "Pin MuxOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[4] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 666 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[5\] " "Pin MuxOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[5] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 667 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[6\] " "Pin MuxOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[6] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[7\] " "Pin MuxOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[7] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[0\] " "Pin InstructionOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[0] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[1\] " "Pin InstructionOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[1] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[2\] " "Pin InstructionOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[2] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[3\] " "Pin InstructionOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[3] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[4\] " "Pin InstructionOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[4] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[5\] " "Pin InstructionOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[5] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[6\] " "Pin InstructionOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[6] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[7\] " "Pin InstructionOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[7] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[8\] " "Pin InstructionOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[8] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[9\] " "Pin InstructionOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[9] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[10\] " "Pin InstructionOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[10] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[11\] " "Pin InstructionOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[11] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[12\] " "Pin InstructionOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[12] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[13\] " "Pin InstructionOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[13] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 683 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[14\] " "Pin InstructionOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[14] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[15\] " "Pin InstructionOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[15] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[16\] " "Pin InstructionOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[16] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 686 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[17\] " "Pin InstructionOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[17] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 687 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[18\] " "Pin InstructionOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[18] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 688 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[19\] " "Pin InstructionOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[19] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[20\] " "Pin InstructionOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[20] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 690 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[21\] " "Pin InstructionOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[21] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 691 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[22\] " "Pin InstructionOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[22] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[23\] " "Pin InstructionOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[23] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[24\] " "Pin InstructionOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[24] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[25\] " "Pin InstructionOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[25] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 695 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[26\] " "Pin InstructionOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[26] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[27\] " "Pin InstructionOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[27] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[28\] " "Pin InstructionOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[28] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 698 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[29\] " "Pin InstructionOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[29] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 699 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[30\] " "Pin InstructionOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[30] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[31\] " "Pin InstructionOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[31] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 701 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BranchOut " "Pin BranchOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BranchOut } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BranchOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 704 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZeroOut " "Pin ZeroOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ZeroOut } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZeroOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 705 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWriteOut " "Pin MemWriteOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemWriteOut } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWriteOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 706 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut " "Pin RegWriteOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegWriteOut } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 707 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ValueSelect\[0\] " "Pin ValueSelect\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ValueSelect[0] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ValueSelect[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 659 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ValueSelect\[1\] " "Pin ValueSelect\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ValueSelect[1] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ValueSelect[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ValueSelect\[2\] " "Pin ValueSelect\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ValueSelect[2] } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ValueSelect[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GClock " "Pin GClock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GClock } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GResetBar " "Pin GResetBar not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GResetBar } } } { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GResetBar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 703 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1720252383963 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1720252383963 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VeriogSingleCycleMIPS.sdc " "Synopsys Design Constraints File file not found: 'VeriogSingleCycleMIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720252384193 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720252384193 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1720252384196 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1720252384196 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1720252384197 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node GClock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720252384220 ""}  } { { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 1542 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720252384220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GResetBar~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GResetBar~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720252384220 ""}  } { { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GResetBar~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 0 { 0 ""} 0 1543 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720252384220 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720252384489 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720252384489 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720252384490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720252384490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720252384490 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720252384490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720252384491 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720252384491 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720252384491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1720252384492 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720252384492 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 2.5V 3 44 0 " "Number of I/O pins in group: 47 (unused VREF, 2.5V VCCIO, 3 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1720252384493 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1720252384493 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1720252384493 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1720252384495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1720252384495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1720252384495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1720252384495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1720252384495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1720252384495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1720252384495 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1720252384495 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1720252384495 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1720252384495 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720252384520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720252385276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720252385369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720252385376 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720252385943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720252385944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720252386307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1720252386745 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720252386745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720252387434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1720252387435 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720252387435 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1720252387443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720252387488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720252387631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720252387683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720252387803 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720252388099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/output_files/VeriogSingleCycleMIPS.fit.smsg " "Generated suppressed messages file C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/output_files/VeriogSingleCycleMIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720252388376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720252388609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 03:53:08 2024 " "Processing ended: Sat Jul 06 03:53:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720252388609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720252388609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720252388609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720252388609 ""}
