# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.timed_counter_tb
# vsim work.timed_counter_tb 
# Start time: 13:18:57 on Sep 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timed_counter(timed_counter_arch)#1
add wave -position insertpoint library
# ** UI-Msg (Warning): (vish-4014) No objects found matching 'library'.
add wave -r /*
run
# TEST 1 : testing 100 ns timer: enabled
# TEST 2 : testing 200 ns timer: disabled
# TEST 3 : testing 200 ns timer: enabled
# TEST 4 : testing 100 ns timer: enabled
# ** Failure: error in test case 'counter not done'
#    Time: 751 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 771 ns  Iteration: 0  Instance: /timed_counter_tb
# TEST 5 : testing 200 ns timer: disabled
# TEST 6 : testing 200 ns timer: enabled
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timed_counter(timed_counter_arch)#1
run
# TEST 1 : testing 100 ns timer: enabled
# TEST 2 : testing 200 ns timer: disabled
# TEST 3 : testing 200 ns timer: enabled
# TEST 4 : testing 100 ns timer: enabled
# TEST 5 : testing 200 ns timer: disabled
# TEST 6 : testing 200 ns timer: enabled
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timed_counter(timed_counter_arch)#1
run
# TEST 1 : testing 100 ns timer: enabled
# TEST 2 : testing 200 ns timer: disabled
# TEST 3 : testing 200 ns timer: enabled
# TEST 4 : testing 100 ns timer: enabled
# TEST 5 : testing 200 ns timer: disabled
# TEST 6 : testing 200 ns timer: enabled
# Passed All Tests!
# 1
# Break in Process stimuli_and_checker at C:/Users/hughe/Documents/EELE467_Work/labs-and-homework-NotJonnyJ/sim/timed-counter/timed_counter_tb.vhd line 157
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd failed with 5 errors.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 1 failed with 5 errors.
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd failed with 4 errors.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 1 failed with 4 errors.
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timed_counter(timed_counter_arch)#1
run
# TEST 1 : testing 100 ns timer: enabled
# TEST 2 : testing 200 ns timer: disabled
# TEST 3 : testing 200 ns timer: enabled
# TEST 4 : testing 260 ns timer: enabled
# ** Failure: error in test case 'counter not done'
#    Time: 751 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 771 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 791 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 811 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 831 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 851 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 891 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 911 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 931 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter not done'
#    Time: 991 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1051 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1071 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1091 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1131 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1151 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1171 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1191 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1211 ns  Iteration: 0  Instance: /timed_counter_tb
# TEST 5 : testing 100 ns timer: enabled
# TEST 6 : testing 200 ns timer: disabled
# TEST 7 : testing 200 ns timer: enabled
# Passed All Tests!
# 1
# Break in Process stimuli_and_checker at C:/Users/hughe/Documents/EELE467_Work/labs-and-homework-NotJonnyJ/sim/timed-counter/timed_counter_tb.vhd line 172
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timed_counter(timed_counter_arch)#1
run
# TEST 1 : testing 100 ns timer: enabled
# TEST 2 : testing 200 ns timer: disabled
# TEST 3 : testing 200 ns timer: enabled
# TEST 4 : testing 260 ns timer: enabled
# ** Failure: error in test case 'counter is done'
#    Time: 791 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 811 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 831 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 851 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 871 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 911 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 931 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter not done'
#    Time: 1011 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1051 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1071 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1091 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1111 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1151 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1171 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1191 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1211 ns  Iteration: 0  Instance: /timed_counter_tb
# TEST 5 : testing 100 ns timer: enabled
# TEST 6 : testing 200 ns timer: disabled
# TEST 7 : testing 200 ns timer: enabled
# Passed All Tests!
# 1
# Break in Process stimuli_and_checker at C:/Users/hughe/Documents/EELE467_Work/labs-and-homework-NotJonnyJ/sim/timed-counter/timed_counter_tb.vhd line 173
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timed_counter(timed_counter_arch)#1
run
# TEST 1 : testing 100 ns timer: enabled
# TEST 2 : testing 200 ns timer: disabled
# TEST 3 : testing 200 ns timer: enabled
# TEST 4 : testing 260 ns timer: enabled
# ** Failure: error in test case 'counter not done'
#    Time: 771 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter not done'
#    Time: 891 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 931 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter not done'
#    Time: 1011 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter not done'
#    Time: 1131 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 1211 ns  Iteration: 0  Instance: /timed_counter_tb
# TEST 5 : testing 100 ns timer: enabled
# TEST 6 : testing 200 ns timer: disabled
# TEST 7 : testing 200 ns timer: enabled
# Passed All Tests!
# 1
# Break in Process stimuli_and_checker at C:/Users/hughe/Documents/EELE467_Work/labs-and-homework-NotJonnyJ/sim/timed-counter/timed_counter_tb.vhd line 173
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timed_counter(timed_counter_arch)#1
run
# TEST 1 : testing 100 ns timer: enabled
# TEST 2 : testing 200 ns timer: disabled
# TEST 3 : testing 200 ns timer: enabled
# TEST 4 : testing 260 ns timer: enabled
# ** Failure: error in test case 'counter not done'
#    Time: 771 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter not done'
#    Time: 891 ns  Iteration: 0  Instance: /timed_counter_tb
# ** Failure: error in test case 'counter is done'
#    Time: 931 ns  Iteration: 0  Instance: /timed_counter_tb
# TEST 5 : testing 100 ns timer: enabled
# TEST 6 : testing 200 ns timer: disabled
# TEST 7 : testing 200 ns timer: enabled
# Passed All Tests!
# 1
# Break in Process stimuli_and_checker at C:/Users/hughe/Documents/EELE467_Work/labs-and-homework-NotJonnyJ/sim/timed-counter/timed_counter_tb.vhd line 171
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd failed with 6 errors.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 1 failed with 6 errors.
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timed_counter(timed_counter_arch)#1
# Loading work.timed_counter(timed_counter_arch)#2
add wave -r /*
vsim work.timed_counter_tb
# End time: 13:40:52 on Sep 08,2024, Elapsed time: 0:21:55
# Errors: 0, Warnings: 1
# vsim work.timed_counter_tb 
# Start time: 13:40:52 on Sep 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timed_counter(timed_counter_arch)#1
# Loading work.timed_counter(timed_counter_arch)#2
add wave -r /*
run
# TEST 1 : testing 100 ns timer: enabled
# TEST 2 : testing 200 ns timer: disabled
# TEST 3 : testing 200 ns timer: enabled
# TEST 4 : testing 260 ns timer: enabled
# TEST 5 : testing 100 ns timer: enabled
# TEST 6 : testing 200 ns timer: disabled
# TEST 7 : testing 200 ns timer: enabled
# Passed All Tests!
# 1
# Break in Process stimuli_and_checker at C:/Users/hughe/Documents/EELE467_Work/labs-and-homework-NotJonnyJ/sim/timed-counter/timed_counter_tb.vhd line 184
# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed-counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timed_counter(timed_counter_arch)#1
# Loading work.timed_counter(timed_counter_arch)#2
run
# TEST 1 : testing 100 ns timer: enabled
# TEST 2 : testing 200 ns timer: disabled
# TEST 3 : testing 200 ns timer: enabled
# TEST 4 : testing 260 ns timer: enabled
# TEST 5 : testing 100 ns timer: enabled
# TEST 6 : testing 200 ns timer: disabled
# TEST 7 : testing 200 ns timer: enabled
# Passed All Tests!
# 1
# Break in Process stimuli_and_checker at C:/Users/hughe/Documents/EELE467_Work/labs-and-homework-NotJonnyJ/sim/timed-counter/timed_counter_tb.vhd line 185
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# TEST 1 : testing 100 ns timer: enabled
# TEST 2 : testing 200 ns timer: disabled
# TEST 3 : testing 200 ns timer: enabled
# TEST 4 : testing 260 ns timer: enabled
# TEST 5 : testing 100 ns timer: enabled
# TEST 6 : testing 200 ns timer: disabled
# TEST 7 : testing 200 ns timer: enabled
# Passed All Tests!
# 1
# Break in Process stimuli_and_checker at C:/Users/hughe/Documents/EELE467_Work/labs-and-homework-NotJonnyJ/sim/timed-counter/timed_counter_tb.vhd line 185
