
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[tip:perf/core] perf vendor events arm64: Add ThunderX2 implementation defined pmu core events - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [tip:perf/core] perf vendor events arm64: Add ThunderX2 implementation defined pmu core events</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=60001">tip-bot for Jacob Shin</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Dec. 6, 2017, 4:39 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;tip-d3964221ea14690fe51cb57331b88b5c69e4d2cb@git.kernel.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10096521/mbox/"
   >mbox</a>
|
   <a href="/patch/10096521/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10096521/">/patch/10096521/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	0E6B960210 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  6 Dec 2017 16:44:09 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id F281527F9F
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  6 Dec 2017 16:44:08 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id E6F6F285E2; Wed,  6 Dec 2017 16:44:08 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 3697827F9F
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  6 Dec 2017 16:44:06 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752851AbdLFQoA (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Wed, 6 Dec 2017 11:44:00 -0500
Received: from terminus.zytor.com ([65.50.211.136]:42045 &quot;EHLO
	terminus.zytor.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751941AbdLFQnx (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Wed, 6 Dec 2017 11:43:53 -0500
Received: from terminus.zytor.com (localhost [127.0.0.1])
	by terminus.zytor.com (8.15.2/8.15.2) with ESMTP id vB6Gdumr008092;
	Wed, 6 Dec 2017 08:39:56 -0800
Received: (from tipbot@localhost)
	by terminus.zytor.com (8.15.2/8.15.2/Submit) id vB6GdtPi008089;
	Wed, 6 Dec 2017 08:39:55 -0800
Date: Wed, 6 Dec 2017 08:39:55 -0800
X-Authentication-Warning: terminus.zytor.com: tipbot set sender to
	tipbot@zytor.com using -f
From: tip-bot for Ganapatrao Kulkarni &lt;tipbot@zytor.com&gt;
Message-ID: &lt;tip-d3964221ea14690fe51cb57331b88b5c69e4d2cb@git.kernel.org&gt;
Cc: ganapatrao.kulkarni@cavium.com, catalin.marinas@arm.com,
	gklkml16@gmail.com, jonathan.cameron@huawei.com, mingo@kernel.org,
	robert.richter@cavium.com, will.deacon@arm.com, tglx@linutronix.de,
	jnair@caviumnetworks.com, zhangshaokun@hisilicon.com,
	mark.rutland@arm.com, hpa@zytor.com, peterz@infradead.org,
	linux-kernel@vger.kernel.org, alexander.shishkin@linux.intel.com,
	acme@redhat.com
Reply-To: mingo@kernel.org, catalin.marinas@arm.com, gklkml16@gmail.com,
	jonathan.cameron@huawei.com, ganapatrao.kulkarni@cavium.com,
	zhangshaokun@hisilicon.com, will.deacon@arm.com,
	jnair@caviumnetworks.com, tglx@linutronix.de,
	robert.richter@cavium.com, hpa@zytor.com, mark.rutland@arm.com,
	acme@redhat.com, alexander.shishkin@linux.intel.com,
	linux-kernel@vger.kernel.org, peterz@infradead.org
In-Reply-To: &lt;20171016183222.25750-5-ganapatrao.kulkarni@cavium.com&gt;
References: &lt;20171016183222.25750-5-ganapatrao.kulkarni@cavium.com&gt;
To: linux-tip-commits@vger.kernel.org
Subject: [tip:perf/core] perf vendor events arm64: Add ThunderX2
	implementation defined pmu core events
Git-Commit-ID: d3964221ea14690fe51cb57331b88b5c69e4d2cb
X-Mailer: tip-git-log-daemon
Robot-ID: &lt;tip-bot.git.kernel.org&gt;
Robot-Unsubscribe: Contact &lt;mailto:hpa@kernel.org&gt; to get blacklisted from
	these emails
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain; charset=UTF-8
Content-Disposition: inline
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=60001">tip-bot for Jacob Shin</a> - Dec. 6, 2017, 4:39 p.m.</div>
<pre class="content">
Commit-ID:  d3964221ea14690fe51cb57331b88b5c69e4d2cb
Gitweb:     https://git.kernel.org/tip/d3964221ea14690fe51cb57331b88b5c69e4d2cb
Author:     Ganapatrao Kulkarni &lt;ganapatrao.kulkarni@cavium.com&gt;
AuthorDate: Tue, 17 Oct 2017 00:02:21 +0530
Committer:  Arnaldo Carvalho de Melo &lt;acme@redhat.com&gt;
CommitDate: Tue, 5 Dec 2017 15:43:51 -0300

perf vendor events arm64: Add ThunderX2 implementation defined pmu core events

This is not a full event list, but a short list of useful events.
<span class="signed-off-by">
Signed-off-by: Ganapatrao Kulkarni &lt;ganapatrao.kulkarni@cavium.com&gt;</span>
<span class="acked-by">Acked-by: Will Deacon &lt;will.deacon@arm.com&gt;</span>
Cc: Alexander Shishkin &lt;alexander.shishkin@linux.intel.com&gt;
Cc: Catalin Marinas &lt;catalin.marinas@arm.com&gt;
Cc: Ganapatrao Kulkarni &lt;gklkml16@gmail.com&gt;
Cc: Jayachandran C &lt;jnair@caviumnetworks.com&gt;
Cc: Jonathan Cameron &lt;jonathan.cameron@huawei.com&gt;
Cc: Mark Rutland &lt;mark.rutland@arm.com&gt;
Cc: Peter Zijlstra &lt;peterz@infradead.org&gt;
Cc: Robert Richter &lt;robert.richter@cavium.com&gt;
Cc: Shaokun Zhang &lt;zhangshaokun@hisilicon.com&gt;
Cc: linux-arm-kernel@lists.infradead.org
Link: http://lkml.kernel.org/r/20171016183222.25750-5-ganapatrao.kulkarni@cavium.com
<span class="signed-off-by">Signed-off-by: Arnaldo Carvalho de Melo &lt;acme@redhat.com&gt;</span>
---
 .../arch/arm64/cavium/thunderx2-imp-def.json       | 62 ++++++++++++++++++++++
 tools/perf/pmu-events/arch/arm64/mapfile.csv       | 15 ++++++
 2 files changed, 77 insertions(+)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/tools/perf/pmu-events/arch/arm64/cavium/thunderx2-imp-def.json b/tools/perf/pmu-events/arch/arm64/cavium/thunderx2-imp-def.json</span>
new file mode 100644
<span class="p_header">index 0000000..2db45c4</span>
<span class="p_header">--- /dev/null</span>
<span class="p_header">+++ b/tools/perf/pmu-events/arch/arm64/cavium/thunderx2-imp-def.json</span>
<span class="p_chunk">@@ -0,0 +1,62 @@</span> <span class="p_context"></span>
<span class="p_add">+[</span>
<span class="p_add">+    {</span>
<span class="p_add">+        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache access, read&quot;,</span>
<span class="p_add">+        &quot;EventCode&quot;: &quot;0x40&quot;,</span>
<span class="p_add">+        &quot;EventName&quot;: &quot;l1d_cache_rd&quot;,</span>
<span class="p_add">+        &quot;BriefDescription&quot;: &quot;L1D cache read&quot;,</span>
<span class="p_add">+    },</span>
<span class="p_add">+    {</span>
<span class="p_add">+        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache access, write &quot;,</span>
<span class="p_add">+        &quot;EventCode&quot;: &quot;0x41&quot;,</span>
<span class="p_add">+        &quot;EventName&quot;: &quot;l1d_cache_wr&quot;,</span>
<span class="p_add">+        &quot;BriefDescription&quot;: &quot;L1D cache write&quot;,</span>
<span class="p_add">+    },</span>
<span class="p_add">+    {</span>
<span class="p_add">+        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache refill, read&quot;,</span>
<span class="p_add">+        &quot;EventCode&quot;: &quot;0x42&quot;,</span>
<span class="p_add">+        &quot;EventName&quot;: &quot;l1d_cache_refill_rd&quot;,</span>
<span class="p_add">+        &quot;BriefDescription&quot;: &quot;L1D cache refill read&quot;,</span>
<span class="p_add">+    },</span>
<span class="p_add">+    {</span>
<span class="p_add">+        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data cache refill, write&quot;,</span>
<span class="p_add">+        &quot;EventCode&quot;: &quot;0x43&quot;,</span>
<span class="p_add">+        &quot;EventName&quot;: &quot;l1d_cache_refill_wr&quot;,</span>
<span class="p_add">+        &quot;BriefDescription&quot;: &quot;L1D refill write&quot;,</span>
<span class="p_add">+    },</span>
<span class="p_add">+    {</span>
<span class="p_add">+        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data TLB refill, read&quot;,</span>
<span class="p_add">+        &quot;EventCode&quot;: &quot;0x4C&quot;,</span>
<span class="p_add">+        &quot;EventName&quot;: &quot;l1d_tlb_refill_rd&quot;,</span>
<span class="p_add">+        &quot;BriefDescription&quot;: &quot;L1D tlb refill read&quot;,</span>
<span class="p_add">+    },</span>
<span class="p_add">+    {</span>
<span class="p_add">+        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data TLB refill, write&quot;,</span>
<span class="p_add">+        &quot;EventCode&quot;: &quot;0x4D&quot;,</span>
<span class="p_add">+        &quot;EventName&quot;: &quot;l1d_tlb_refill_wr&quot;,</span>
<span class="p_add">+        &quot;BriefDescription&quot;: &quot;L1D tlb refill write&quot;,</span>
<span class="p_add">+    },</span>
<span class="p_add">+    {</span>
<span class="p_add">+        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data or unified TLB access, read&quot;,</span>
<span class="p_add">+        &quot;EventCode&quot;: &quot;0x4E&quot;,</span>
<span class="p_add">+        &quot;EventName&quot;: &quot;l1d_tlb_rd&quot;,</span>
<span class="p_add">+        &quot;BriefDescription&quot;: &quot;L1D tlb read&quot;,</span>
<span class="p_add">+    },</span>
<span class="p_add">+    {</span>
<span class="p_add">+        &quot;PublicDescription&quot;: &quot;Attributable Level 1 data or unified TLB access, write&quot;,</span>
<span class="p_add">+        &quot;EventCode&quot;: &quot;0x4F&quot;,</span>
<span class="p_add">+        &quot;EventName&quot;: &quot;l1d_tlb_wr&quot;,</span>
<span class="p_add">+        &quot;BriefDescription&quot;: &quot;L1D tlb write&quot;,</span>
<span class="p_add">+    },</span>
<span class="p_add">+    {</span>
<span class="p_add">+        &quot;PublicDescription&quot;: &quot;Bus access read&quot;,</span>
<span class="p_add">+        &quot;EventCode&quot;: &quot;0x60&quot;,</span>
<span class="p_add">+        &quot;EventName&quot;: &quot;bus_access_rd&quot;,</span>
<span class="p_add">+        &quot;BriefDescription&quot;: &quot;Bus access read&quot;,</span>
<span class="p_add">+   },</span>
<span class="p_add">+   {</span>
<span class="p_add">+        &quot;PublicDescription&quot;: &quot;Bus access write&quot;,</span>
<span class="p_add">+        &quot;EventCode&quot;: &quot;0x61&quot;,</span>
<span class="p_add">+        &quot;EventName&quot;: &quot;bus_access_wr&quot;,</span>
<span class="p_add">+        &quot;BriefDescription&quot;: &quot;Bus access write&quot;,</span>
<span class="p_add">+   }</span>
<span class="p_add">+]</span>
<span class="p_header">diff --git a/tools/perf/pmu-events/arch/arm64/mapfile.csv b/tools/perf/pmu-events/arch/arm64/mapfile.csv</span>
new file mode 100644
<span class="p_header">index 0000000..219d675</span>
<span class="p_header">--- /dev/null</span>
<span class="p_header">+++ b/tools/perf/pmu-events/arch/arm64/mapfile.csv</span>
<span class="p_chunk">@@ -0,0 +1,15 @@</span> <span class="p_context"></span>
<span class="p_add">+# Format:</span>
<span class="p_add">+#	MIDR,Version,JSON/file/pathname,Type</span>
<span class="p_add">+#</span>
<span class="p_add">+# where</span>
<span class="p_add">+#	MIDR	Processor version</span>
<span class="p_add">+#		Variant[23:20] and Revision [3:0] should be zero.</span>
<span class="p_add">+#	Version could be used to track version of of JSON file</span>
<span class="p_add">+#		but currently unused.</span>
<span class="p_add">+#	JSON/file/pathname is the path to JSON file, relative</span>
<span class="p_add">+#		to tools/perf/pmu-events/arch/arm64/.</span>
<span class="p_add">+#	Type is core, uncore etc</span>
<span class="p_add">+#</span>
<span class="p_add">+#</span>
<span class="p_add">+#Family-model,Version,Filename,EventType</span>
<span class="p_add">+0x00000000420f5160,v1,cavium,core</span>

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



