# system info montre_de1 on 2023.05.14.00:14:29
system_info:
name,value
DEVICE,EP2C20F484C7
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1684023129
#
#
# Files generated for montre_de1 on 2023.05.14.00:14:29
files:
filepath,kind,attributes,module,is_top
montre_de1/simulation/montre_de1.vhd,VHDL,,montre_de1,true
montre_de1/simulation/montre_de1_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,montre_de1,false
montre_de1/simulation/montre_de1_sdram_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,montre_de1,false
montre_de1/simulation/montre_de1_width_adapter.vhd,VHDL,,montre_de1,false
montre_de1/simulation/montre_de1_width_adapter_001.vhd,VHDL,,montre_de1,false
montre_de1/simulation/montre_de1_cpu_instruction_master_translator.vhd,VHDL,,montre_de1,false
montre_de1/simulation/montre_de1_cpu_data_master_translator.vhd,VHDL,,montre_de1,false
montre_de1/simulation/montre_de1_cpu_jtag_debug_module_translator.vhd,VHDL,,montre_de1,false
montre_de1/simulation/montre_de1_sdram_s1_translator.vhd,VHDL,,montre_de1,false
montre_de1/simulation/montre_de1_timer_s1_translator.vhd,VHDL,,montre_de1,false
montre_de1/simulation/montre_de1_sys_id_control_slave_translator.vhd,VHDL,,montre_de1,false
montre_de1/simulation/montre_de1_ledg_avalon_parallel_port_slave_translator.vhd,VHDL,,montre_de1,false
montre_de1/simulation/submodules/montre_de1_PLL.vhd,VHDL,,montre_de1_PLL,false
montre_de1/simulation/submodules/montre_de1_CPU.sdc,SDC,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU.vhd,VHDL,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_jtag_debug_module_sysclk.vhd,VHDL,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_jtag_debug_module_tck.vhd,VHDL,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_jtag_debug_module_wrapper.vhd,VHDL,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_nios2_waves.do,OTHER,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_ociram_default_contents.dat,DAT,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_ociram_default_contents.hex,HEX,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_ociram_default_contents.mif,MIF,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_oci_test_bench.vhd,VHDL,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_rf_ram_a.dat,DAT,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_rf_ram_a.hex,HEX,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_rf_ram_a.mif,MIF,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_rf_ram_b.dat,DAT,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_rf_ram_b.hex,HEX,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_rf_ram_b.mif,MIF,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_CPU_test_bench.vhd,VHDL,,montre_de1_CPU,false
montre_de1/simulation/submodules/montre_de1_SDRAM.vhd,VHDL,,montre_de1_SDRAM,false
montre_de1/simulation/submodules/montre_de1_TIMER.vhd,VHDL,,montre_de1_TIMER,false
montre_de1/simulation/submodules/montre_de1_sys_id.vho,VHDL,,montre_de1_sys_id,false
montre_de1/simulation/submodules/montre_de1_LEDG.vhd,VHDL,,montre_de1_LEDG,false
montre_de1/simulation/submodules/montre_de1_LEDR.vhd,VHDL,,montre_de1_LEDR,false
montre_de1/simulation/submodules/montre_de1_SW.vhd,VHDL,,montre_de1_SW,false
montre_de1/simulation/submodules/montre_de1_HEX.vhd,VHDL,,montre_de1_HEX,false
montre_de1/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
montre_de1/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
montre_de1/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
montre_de1/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
montre_de1/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
montre_de1/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
montre_de1/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
montre_de1/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
montre_de1/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
montre_de1/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
montre_de1/simulation/submodules/montre_de1_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,montre_de1_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
montre_de1/simulation/submodules/montre_de1_SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,montre_de1_SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
montre_de1/simulation/submodules/montre_de1_SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho,VHDL,,montre_de1_SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,false
montre_de1/simulation/submodules/montre_de1_addr_router.vho,VHDL,,montre_de1_addr_router,false
montre_de1/simulation/submodules/montre_de1_addr_router_001.vho,VHDL,,montre_de1_addr_router_001,false
montre_de1/simulation/submodules/montre_de1_id_router.vho,VHDL,,montre_de1_id_router,false
montre_de1/simulation/submodules/montre_de1_id_router_001.vho,VHDL,,montre_de1_id_router_001,false
montre_de1/simulation/submodules/montre_de1_id_router_002.vho,VHDL,,montre_de1_id_router_002,false
montre_de1/simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
montre_de1/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
montre_de1/simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
montre_de1/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
montre_de1/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
montre_de1/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
montre_de1/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
montre_de1/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
montre_de1/simulation/submodules/montre_de1_cmd_xbar_demux.vho,VHDL,,montre_de1_cmd_xbar_demux,false
montre_de1/simulation/submodules/montre_de1_cmd_xbar_demux_001.vho,VHDL,,montre_de1_cmd_xbar_demux_001,false
montre_de1/simulation/submodules/montre_de1_cmd_xbar_mux.vho,VHDL,,montre_de1_cmd_xbar_mux,false
montre_de1/simulation/submodules/montre_de1_rsp_xbar_demux_002.vho,VHDL,,montre_de1_rsp_xbar_demux_002,false
montre_de1/simulation/submodules/montre_de1_rsp_xbar_mux.vho,VHDL,,montre_de1_rsp_xbar_mux,false
montre_de1/simulation/submodules/montre_de1_rsp_xbar_mux_001.vho,VHDL,,montre_de1_rsp_xbar_mux_001,false
montre_de1/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
montre_de1/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
montre_de1/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
montre_de1/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
montre_de1/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
montre_de1/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
montre_de1/simulation/submodules/montre_de1_irq_mapper.vho,VHDL,,montre_de1_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
montre_de1.PLL,montre_de1_PLL
montre_de1.CPU,montre_de1_CPU
montre_de1.SDRAM,montre_de1_SDRAM
montre_de1.TIMER,montre_de1_TIMER
montre_de1.sys_id,montre_de1_sys_id
montre_de1.LEDG,montre_de1_LEDG
montre_de1.LEDR,montre_de1_LEDR
montre_de1.SW,montre_de1_SW
montre_de1.HEX,montre_de1_HEX
montre_de1.CPU_instruction_master_translator,altera_merlin_master_translator
montre_de1.CPU_data_master_translator,altera_merlin_master_translator
montre_de1.CPU_instruction_master_translator,altera_merlin_master_translator
montre_de1.CPU_data_master_translator,altera_merlin_master_translator
montre_de1.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
montre_de1.SDRAM_s1_translator,altera_merlin_slave_translator
montre_de1.TIMER_s1_translator,altera_merlin_slave_translator
montre_de1.sys_id_control_slave_translator,altera_merlin_slave_translator
montre_de1.LEDG_avalon_parallel_port_slave_translator,altera_merlin_slave_translator
montre_de1.LEDR_avalon_parallel_port_slave_translator,altera_merlin_slave_translator
montre_de1.SW_avalon_parallel_port_slave_translator,altera_merlin_slave_translator
montre_de1.HEX_avalon_parallel_port_slave_translator,altera_merlin_slave_translator
montre_de1.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
montre_de1.SDRAM_s1_translator,altera_merlin_slave_translator
montre_de1.TIMER_s1_translator,altera_merlin_slave_translator
montre_de1.sys_id_control_slave_translator,altera_merlin_slave_translator
montre_de1.LEDG_avalon_parallel_port_slave_translator,altera_merlin_slave_translator
montre_de1.CPU_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
montre_de1.CPU_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
montre_de1.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
montre_de1.SDRAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
montre_de1.TIMER_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
montre_de1.sys_id_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
montre_de1.LEDG_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
montre_de1.LEDR_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
montre_de1.SW_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
montre_de1.HEX_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
montre_de1.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
montre_de1.SDRAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
montre_de1.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,montre_de1_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
montre_de1.TIMER_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,montre_de1_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
montre_de1.sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,montre_de1_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
montre_de1.LEDG_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,montre_de1_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
montre_de1.LEDR_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,montre_de1_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
montre_de1.SW_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,montre_de1_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
montre_de1.HEX_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,montre_de1_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
montre_de1.SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,montre_de1_SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
montre_de1.SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,montre_de1_SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
montre_de1.addr_router,montre_de1_addr_router
montre_de1.addr_router_001,montre_de1_addr_router_001
montre_de1.id_router,montre_de1_id_router
montre_de1.id_router_001,montre_de1_id_router_001
montre_de1.id_router_002,montre_de1_id_router_002
montre_de1.id_router_003,montre_de1_id_router_002
montre_de1.id_router_004,montre_de1_id_router_002
montre_de1.id_router_005,montre_de1_id_router_002
montre_de1.id_router_006,montre_de1_id_router_002
montre_de1.id_router_007,montre_de1_id_router_002
montre_de1.burst_adapter,altera_merlin_burst_adapter
montre_de1.rst_controller,altera_reset_controller
montre_de1.cmd_xbar_demux,montre_de1_cmd_xbar_demux
montre_de1.rsp_xbar_demux,montre_de1_cmd_xbar_demux
montre_de1.rsp_xbar_demux_001,montre_de1_cmd_xbar_demux
montre_de1.cmd_xbar_demux_001,montre_de1_cmd_xbar_demux_001
montre_de1.cmd_xbar_mux,montre_de1_cmd_xbar_mux
montre_de1.cmd_xbar_mux_001,montre_de1_cmd_xbar_mux
montre_de1.rsp_xbar_demux_002,montre_de1_rsp_xbar_demux_002
montre_de1.rsp_xbar_demux_003,montre_de1_rsp_xbar_demux_002
montre_de1.rsp_xbar_demux_004,montre_de1_rsp_xbar_demux_002
montre_de1.rsp_xbar_demux_005,montre_de1_rsp_xbar_demux_002
montre_de1.rsp_xbar_demux_006,montre_de1_rsp_xbar_demux_002
montre_de1.rsp_xbar_demux_007,montre_de1_rsp_xbar_demux_002
montre_de1.rsp_xbar_mux,montre_de1_rsp_xbar_mux
montre_de1.rsp_xbar_mux_001,montre_de1_rsp_xbar_mux_001
montre_de1.width_adapter,altera_merlin_width_adapter
montre_de1.width_adapter_001,altera_merlin_width_adapter
montre_de1.width_adapter,altera_merlin_width_adapter
montre_de1.width_adapter_001,altera_merlin_width_adapter
montre_de1.irq_mapper,montre_de1_irq_mapper
