Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep 20 13:27:29 2018
| Host         : DESKTOP-KQ9AKKV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.814        0.000                      0                  374        0.163        0.000                      0                  374        4.500        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.814        0.000                      0                  374        0.163        0.000                      0                  374        4.500        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 nolabel_line41/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 1.076ns (19.163%)  route 4.539ns (80.836%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.624     5.145    nolabel_line41/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  nolabel_line41/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line41/counter_reg[13]/Q
                         net (fo=3, routed)           1.007     6.608    nolabel_line41/counter_reg[13]
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  nolabel_line41/cross_countdown[3]_i_8/O
                         net (fo=1, routed)           0.162     6.894    nolabel_line41/cross_countdown[3]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.018 f  nolabel_line41/cross_countdown[3]_i_5/O
                         net (fo=1, routed)           0.590     7.608    nolabel_line41/cross_countdown[3]_i_5_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.732 f  nolabel_line41/cross_countdown[3]_i_4/O
                         net (fo=3, routed)           1.044     8.776    nolabel_line41/cross_h_reg_reg
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  nolabel_line41/counter[5]_i_6/O
                         net (fo=13, routed)          1.057     9.957    nolabel_line50/counter_reg[1]_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.081 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.679    10.760    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  nolabel_line50/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.517    14.858    nolabel_line50/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  nolabel_line50/counter_reg[5]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X63Y39         FDRE (Setup_fdre_C_R)       -0.429    14.574    nolabel_line50/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 nolabel_line41/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.076ns (19.720%)  route 4.380ns (80.280%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.624     5.145    nolabel_line41/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  nolabel_line41/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line41/counter_reg[13]/Q
                         net (fo=3, routed)           1.007     6.608    nolabel_line41/counter_reg[13]
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  nolabel_line41/cross_countdown[3]_i_8/O
                         net (fo=1, routed)           0.162     6.894    nolabel_line41/cross_countdown[3]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.018 f  nolabel_line41/cross_countdown[3]_i_5/O
                         net (fo=1, routed)           0.590     7.608    nolabel_line41/cross_countdown[3]_i_5_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.732 f  nolabel_line41/cross_countdown[3]_i_4/O
                         net (fo=3, routed)           1.044     8.776    nolabel_line41/cross_h_reg_reg
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  nolabel_line41/counter[5]_i_6/O
                         net (fo=13, routed)          1.057     9.957    nolabel_line50/counter_reg[1]_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.081 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.520    10.601    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.517    14.858    nolabel_line50/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[0]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X63Y40         FDRE (Setup_fdre_C_R)       -0.429    14.574    nolabel_line50/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 nolabel_line41/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.076ns (19.720%)  route 4.380ns (80.280%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.624     5.145    nolabel_line41/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  nolabel_line41/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line41/counter_reg[13]/Q
                         net (fo=3, routed)           1.007     6.608    nolabel_line41/counter_reg[13]
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  nolabel_line41/cross_countdown[3]_i_8/O
                         net (fo=1, routed)           0.162     6.894    nolabel_line41/cross_countdown[3]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.018 f  nolabel_line41/cross_countdown[3]_i_5/O
                         net (fo=1, routed)           0.590     7.608    nolabel_line41/cross_countdown[3]_i_5_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.732 f  nolabel_line41/cross_countdown[3]_i_4/O
                         net (fo=3, routed)           1.044     8.776    nolabel_line41/cross_h_reg_reg
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  nolabel_line41/counter[5]_i_6/O
                         net (fo=13, routed)          1.057     9.957    nolabel_line50/counter_reg[1]_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.081 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.520    10.601    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.517    14.858    nolabel_line50/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[1]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X63Y40         FDRE (Setup_fdre_C_R)       -0.429    14.574    nolabel_line50/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 nolabel_line41/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.076ns (19.720%)  route 4.380ns (80.280%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.624     5.145    nolabel_line41/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  nolabel_line41/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line41/counter_reg[13]/Q
                         net (fo=3, routed)           1.007     6.608    nolabel_line41/counter_reg[13]
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  nolabel_line41/cross_countdown[3]_i_8/O
                         net (fo=1, routed)           0.162     6.894    nolabel_line41/cross_countdown[3]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.018 f  nolabel_line41/cross_countdown[3]_i_5/O
                         net (fo=1, routed)           0.590     7.608    nolabel_line41/cross_countdown[3]_i_5_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.732 f  nolabel_line41/cross_countdown[3]_i_4/O
                         net (fo=3, routed)           1.044     8.776    nolabel_line41/cross_h_reg_reg
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  nolabel_line41/counter[5]_i_6/O
                         net (fo=13, routed)          1.057     9.957    nolabel_line50/counter_reg[1]_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.081 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.520    10.601    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.517    14.858    nolabel_line50/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[2]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X63Y40         FDRE (Setup_fdre_C_R)       -0.429    14.574    nolabel_line50/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 nolabel_line41/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.076ns (19.720%)  route 4.380ns (80.280%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.624     5.145    nolabel_line41/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  nolabel_line41/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line41/counter_reg[13]/Q
                         net (fo=3, routed)           1.007     6.608    nolabel_line41/counter_reg[13]
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  nolabel_line41/cross_countdown[3]_i_8/O
                         net (fo=1, routed)           0.162     6.894    nolabel_line41/cross_countdown[3]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.018 f  nolabel_line41/cross_countdown[3]_i_5/O
                         net (fo=1, routed)           0.590     7.608    nolabel_line41/cross_countdown[3]_i_5_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.732 f  nolabel_line41/cross_countdown[3]_i_4/O
                         net (fo=3, routed)           1.044     8.776    nolabel_line41/cross_h_reg_reg
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  nolabel_line41/counter[5]_i_6/O
                         net (fo=13, routed)          1.057     9.957    nolabel_line50/counter_reg[1]_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.081 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.520    10.601    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.517    14.858    nolabel_line50/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[3]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X63Y40         FDRE (Setup_fdre_C_R)       -0.429    14.574    nolabel_line50/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 nolabel_line41/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.076ns (19.720%)  route 4.380ns (80.280%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.624     5.145    nolabel_line41/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  nolabel_line41/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line41/counter_reg[13]/Q
                         net (fo=3, routed)           1.007     6.608    nolabel_line41/counter_reg[13]
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  nolabel_line41/cross_countdown[3]_i_8/O
                         net (fo=1, routed)           0.162     6.894    nolabel_line41/cross_countdown[3]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.018 f  nolabel_line41/cross_countdown[3]_i_5/O
                         net (fo=1, routed)           0.590     7.608    nolabel_line41/cross_countdown[3]_i_5_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.732 f  nolabel_line41/cross_countdown[3]_i_4/O
                         net (fo=3, routed)           1.044     8.776    nolabel_line41/cross_h_reg_reg
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  nolabel_line41/counter[5]_i_6/O
                         net (fo=13, routed)          1.057     9.957    nolabel_line50/counter_reg[1]_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.081 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.520    10.601    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.517    14.858    nolabel_line50/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[4]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X63Y40         FDRE (Setup_fdre_C_R)       -0.429    14.574    nolabel_line50/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 nolabel_line41/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/cross_v_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 1.195ns (21.657%)  route 4.323ns (78.343%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.624     5.145    nolabel_line41/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  nolabel_line41/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line41/counter_reg[13]/Q
                         net (fo=3, routed)           1.007     6.608    nolabel_line41/counter_reg[13]
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  nolabel_line41/cross_countdown[3]_i_8/O
                         net (fo=1, routed)           0.162     6.894    nolabel_line41/cross_countdown[3]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.018 f  nolabel_line41/cross_countdown[3]_i_5/O
                         net (fo=1, routed)           0.590     7.608    nolabel_line41/cross_countdown[3]_i_5_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.732 f  nolabel_line41/cross_countdown[3]_i_4/O
                         net (fo=3, routed)           1.044     8.776    nolabel_line41/cross_h_reg_reg
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  nolabel_line41/counter[5]_i_6/O
                         net (fo=13, routed)          0.631     9.531    nolabel_line56/counter_reg[1]
    SLICE_X55Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.655 r  nolabel_line56/cross_v_reg_i_2/O
                         net (fo=1, routed)           0.405    10.060    nolabel_line56/cross_v_reg_i_2_n_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.119    10.179 r  nolabel_line56/cross_v_reg_i_1/O
                         net (fo=1, routed)           0.483    10.663    nolabel_line52/cuenta_reg
    SLICE_X56Y35         FDRE                                         r  nolabel_line52/cross_v_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.448    14.789    nolabel_line52/clk_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  nolabel_line52/cross_v_reg_reg/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X56Y35         FDRE (Setup_fdre_C_D)       -0.239    14.695    nolabel_line52/cross_v_reg_reg
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 nolabel_line41/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.102ns (20.452%)  route 4.286ns (79.548%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.624     5.145    nolabel_line41/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  nolabel_line41/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line41/counter_reg[13]/Q
                         net (fo=3, routed)           1.007     6.608    nolabel_line41/counter_reg[13]
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  nolabel_line41/cross_countdown[3]_i_8/O
                         net (fo=1, routed)           0.162     6.894    nolabel_line41/cross_countdown[3]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.018 f  nolabel_line41/cross_countdown[3]_i_5/O
                         net (fo=1, routed)           0.590     7.608    nolabel_line41/cross_countdown[3]_i_5_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.732 f  nolabel_line41/cross_countdown[3]_i_4/O
                         net (fo=3, routed)           1.044     8.776    nolabel_line41/cross_h_reg_reg
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  nolabel_line41/counter[5]_i_6/O
                         net (fo=13, routed)          0.718     9.617    nolabel_line48/counter_reg[1]
    SLICE_X56Y39         LUT3 (Prop_lut3_I2_O)        0.150     9.767 r  nolabel_line48/counter[5]_i_2/O
                         net (fo=6, routed)           0.766    10.533    nolabel_line50/E[0]
    SLICE_X63Y39         FDRE                                         r  nolabel_line50/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.517    14.858    nolabel_line50/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  nolabel_line50/counter_reg[5]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X63Y39         FDRE (Setup_fdre_C_CE)      -0.409    14.594    nolabel_line50/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 nolabel_line41/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 1.102ns (20.607%)  route 4.246ns (79.393%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.624     5.145    nolabel_line41/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  nolabel_line41/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line41/counter_reg[13]/Q
                         net (fo=3, routed)           1.007     6.608    nolabel_line41/counter_reg[13]
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  nolabel_line41/cross_countdown[3]_i_8/O
                         net (fo=1, routed)           0.162     6.894    nolabel_line41/cross_countdown[3]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.018 f  nolabel_line41/cross_countdown[3]_i_5/O
                         net (fo=1, routed)           0.590     7.608    nolabel_line41/cross_countdown[3]_i_5_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.732 f  nolabel_line41/cross_countdown[3]_i_4/O
                         net (fo=3, routed)           1.044     8.776    nolabel_line41/cross_h_reg_reg
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  nolabel_line41/counter[5]_i_6/O
                         net (fo=13, routed)          0.718     9.617    nolabel_line48/counter_reg[1]
    SLICE_X56Y39         LUT3 (Prop_lut3_I2_O)        0.150     9.767 r  nolabel_line48/counter[5]_i_2/O
                         net (fo=6, routed)           0.725    10.493    nolabel_line50/E[0]
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.517    14.858    nolabel_line50/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[0]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.409    14.594    nolabel_line50/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 nolabel_line41/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 1.102ns (20.607%)  route 4.246ns (79.393%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.624     5.145    nolabel_line41/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  nolabel_line41/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line41/counter_reg[13]/Q
                         net (fo=3, routed)           1.007     6.608    nolabel_line41/counter_reg[13]
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  nolabel_line41/cross_countdown[3]_i_8/O
                         net (fo=1, routed)           0.162     6.894    nolabel_line41/cross_countdown[3]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.018 f  nolabel_line41/cross_countdown[3]_i_5/O
                         net (fo=1, routed)           0.590     7.608    nolabel_line41/cross_countdown[3]_i_5_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.732 f  nolabel_line41/cross_countdown[3]_i_4/O
                         net (fo=3, routed)           1.044     8.776    nolabel_line41/cross_h_reg_reg
    SLICE_X56Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  nolabel_line41/counter[5]_i_6/O
                         net (fo=13, routed)          0.718     9.617    nolabel_line48/counter_reg[1]
    SLICE_X56Y39         LUT3 (Prop_lut3_I2_O)        0.150     9.767 r  nolabel_line48/counter[5]_i_2/O
                         net (fo=6, routed)           0.725    10.493    nolabel_line50/E[0]
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.517    14.858    nolabel_line50/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  nolabel_line50/counter_reg[1]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X63Y40         FDRE (Setup_fdre_C_CE)      -0.409    14.594    nolabel_line50/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line45/delay_count_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.554     1.437    nolabel_line45/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  nolabel_line45/delay_count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line45/delay_count_reg_reg[21]/Q
                         net (fo=3, routed)           0.110     1.688    nolabel_line45/p_0_in
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.733 r  nolabel_line45/btn_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.733    nolabel_line45/btn_out_i_1__0_n_0
    SLICE_X54Y26         FDRE                                         r  nolabel_line45/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.822     1.949    nolabel_line45/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  nolabel_line45/btn_out_reg/C
                         clock pessimism             -0.499     1.450    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     1.570    nolabel_line45/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line52/cross_countdown_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/cross_amb_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.390%)  route 0.176ns (48.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.564     1.447    nolabel_line52/clk_IBUF_BUFG
    SLICE_X55Y38         FDSE                                         r  nolabel_line52/cross_countdown_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDSE (Prop_fdse_C_Q)         0.141     1.588 f  nolabel_line52/cross_countdown_reg[2]/Q
                         net (fo=6, routed)           0.176     1.764    nolabel_line52/cross_countdown_reg__0[2]
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  nolabel_line52/cross_amb_reg_i_1/O
                         net (fo=1, routed)           0.000     1.809    nolabel_line52/cross_amb_reg_i_1_n_0
    SLICE_X56Y38         FDRE                                         r  nolabel_line52/cross_amb_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.835     1.962    nolabel_line52/clk_IBUF_BUFG
    SLICE_X56Y38         FDRE                                         r  nolabel_line52/cross_amb_reg_reg/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.120     1.604    nolabel_line52/cross_amb_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line43/delay_count_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.562     1.445    nolabel_line43/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  nolabel_line43/delay_count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line43/delay_count_reg_reg[21]/Q
                         net (fo=3, routed)           0.162     1.748    nolabel_line43/p_0_in
    SLICE_X52Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.793 r  nolabel_line43/btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.793    nolabel_line43/btn_out_i_1_n_0
    SLICE_X52Y34         FDRE                                         r  nolabel_line43/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.831     1.958    nolabel_line43/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  nolabel_line43/btn_out_reg/C
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y34         FDRE (Hold_fdre_C_D)         0.120     1.579    nolabel_line43/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 nolabel_line43/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line44/delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.285%)  route 0.162ns (49.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.562     1.445    nolabel_line43/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  nolabel_line43/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line43/btn_out_reg/Q
                         net (fo=4, routed)           0.162     1.771    nolabel_line44/btn_v_out
    SLICE_X55Y34         FDRE                                         r  nolabel_line44/delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.831     1.958    nolabel_line44/clk_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  nolabel_line44/delay_reg_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X55Y34         FDRE (Hold_fdre_C_D)         0.070     1.550    nolabel_line44/delay_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line63/time_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/last_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.767%)  route 0.173ns (48.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.556     1.439    nolabel_line63/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  nolabel_line63/time_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line63/time_counter_reg[1]/Q
                         net (fo=5, routed)           0.173     1.753    nolabel_line63/time_counter[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  nolabel_line63/last[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    nolabel_line63/last[1]_i_1_n_0
    SLICE_X52Y28         FDRE                                         r  nolabel_line63/last_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.825     1.952    nolabel_line63/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  nolabel_line63/last_reg[1]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X52Y28         FDRE (Hold_fdre_C_D)         0.121     1.573    nolabel_line63/last_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 nolabel_line52/cross_amb_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line57/cuenta_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.020%)  route 0.158ns (42.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.566     1.449    nolabel_line52/clk_IBUF_BUFG
    SLICE_X56Y38         FDRE                                         r  nolabel_line52/cross_amb_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.164     1.613 f  nolabel_line52/cross_amb_reg_reg/Q
                         net (fo=8, routed)           0.158     1.771    nolabel_line48/cross_amb
    SLICE_X56Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.816 r  nolabel_line48/cuenta_i_1/O
                         net (fo=1, routed)           0.000     1.816    nolabel_line57/delay_reg_reg
    SLICE_X56Y39         FDRE                                         r  nolabel_line57/cuenta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.835     1.962    nolabel_line57/clk_IBUF_BUFG
    SLICE_X56Y39         FDRE                                         r  nolabel_line57/cuenta_reg/C
                         clock pessimism             -0.497     1.465    
    SLICE_X56Y39         FDRE (Hold_fdre_C_D)         0.120     1.585    nolabel_line57/cuenta_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line45/delay_count_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/delay_count_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.554     1.437    nolabel_line45/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  nolabel_line45/delay_count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line45/delay_count_reg_reg[12]/Q
                         net (fo=1, routed)           0.108     1.686    nolabel_line45/delay_count_reg_reg_n_0_[12]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  nolabel_line45/delay_count_next0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.794    nolabel_line45/delay_count_next0[12]
    SLICE_X55Y23         FDRE                                         r  nolabel_line45/delay_count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.822     1.949    nolabel_line45/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  nolabel_line45/delay_count_reg_reg[12]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    nolabel_line45/delay_count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line45/delay_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/delay_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.556     1.439    nolabel_line45/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  nolabel_line45/delay_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line45/delay_count_reg_reg[8]/Q
                         net (fo=1, routed)           0.108     1.688    nolabel_line45/delay_count_reg_reg_n_0_[8]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  nolabel_line45/delay_count_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.796    nolabel_line45/delay_count_next0[8]
    SLICE_X55Y22         FDRE                                         r  nolabel_line45/delay_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.824     1.951    nolabel_line45/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  nolabel_line45/delay_count_reg_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    nolabel_line45/delay_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line43/delay_count_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/delay_count_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.560     1.443    nolabel_line43/clk_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  nolabel_line43/delay_count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line43/delay_count_reg_reg[12]/Q
                         net (fo=1, routed)           0.108     1.692    nolabel_line43/delay_count_reg_reg_n_0_[12]
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  nolabel_line43/delay_count_next0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.800    nolabel_line43/delay_count_next0[12]
    SLICE_X53Y32         FDRE                                         r  nolabel_line43/delay_count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.829     1.956    nolabel_line43/clk_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  nolabel_line43/delay_count_reg_reg[12]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.105     1.548    nolabel_line43/delay_count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line43/delay_count_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/delay_count_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.561     1.444    nolabel_line43/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  nolabel_line43/delay_count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line43/delay_count_reg_reg[16]/Q
                         net (fo=1, routed)           0.108     1.693    nolabel_line43/delay_count_reg_reg_n_0_[16]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  nolabel_line43/delay_count_next0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.801    nolabel_line43/delay_count_next0[16]
    SLICE_X53Y33         FDRE                                         r  nolabel_line43/delay_count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.830     1.957    nolabel_line43/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  nolabel_line43/delay_count_reg_reg[16]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.105     1.549    nolabel_line43/delay_count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y54   nolabel_line41/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y30   nolabel_line43/delay_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   nolabel_line43/delay_count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   nolabel_line43/delay_count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   nolabel_line43/delay_count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y33   nolabel_line43/delay_count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y33   nolabel_line43/delay_count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y33   nolabel_line43/delay_count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y33   nolabel_line43/delay_count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   nolabel_line43/delay_count_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   nolabel_line43/delay_count_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   nolabel_line43/delay_count_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   nolabel_line43/delay_count_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   nolabel_line43/delay_count_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y59   nolabel_line41/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   nolabel_line43/flipflop_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   nolabel_line43/flipflop_2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   nolabel_line44/delay_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y59   nolabel_line41/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   nolabel_line41/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   nolabel_line43/delay_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y32   nolabel_line43/delay_count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y32   nolabel_line43/delay_count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y32   nolabel_line43/delay_count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y30   nolabel_line43/delay_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y30   nolabel_line43/delay_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y40   nolabel_line47/delay_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   nolabel_line47/delay_count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   nolabel_line47/delay_count_reg_reg[11]/C



