
Electric_Water_Heater.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c28  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000010a  00800060  00002c28  00002cbc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000030  0080016a  0080016a  00002dc6  2**0
                  ALLOC
  3 .stab         00003000  00000000  00000000  00002dc8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000018e6  00000000  00000000  00005dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  000076ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  0000786e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  00007a82  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  0000a094  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  0000b562  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  0000c870  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  0000ca50  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  0000cd57  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000d771  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 37 12 	jmp	0x246e	; 0x246e <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 87 12 	jmp	0x250e	; 0x250e <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e2       	ldi	r30, 0x28	; 40
      68:	fc e2       	ldi	r31, 0x2C	; 44
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 36       	cpi	r26, 0x6A	; 106
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa e6       	ldi	r26, 0x6A	; 106
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 39       	cpi	r26, 0x9A	; 154
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 cd 14 	call	0x299a	; 0x299a <main>
      8a:	0c 94 12 16 	jmp	0x2c24	; 0x2c24 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 db 15 	jmp	0x2bb6	; 0x2bb6 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f7 15 	jmp	0x2bee	; 0x2bee <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e7 15 	jmp	0x2bce	; 0x2bce <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 03 16 	jmp	0x2c06	; 0x2c06 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e7 15 	jmp	0x2bce	; 0x2bce <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 03 16 	jmp	0x2c06	; 0x2c06 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 db 15 	jmp	0x2bb6	; 0x2bb6 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f7 15 	jmp	0x2bee	; 0x2bee <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e3 15 	jmp	0x2bc6	; 0x2bc6 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 ff 15 	jmp	0x2bfe	; 0x2bfe <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 e7 15 	jmp	0x2bce	; 0x2bce <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 03 16 	jmp	0x2c06	; 0x2c06 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 e7 15 	jmp	0x2bce	; 0x2bce <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 03 16 	jmp	0x2c06	; 0x2c06 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 e7 15 	jmp	0x2bce	; 0x2bce <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 03 16 	jmp	0x2c06	; 0x2c06 <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 e4 15 	jmp	0x2bc8	; 0x2bc8 <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 00 16 	jmp	0x2c00	; 0x2c00 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 eb 15 	jmp	0x2bd6	; 0x2bd6 <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 07 16 	jmp	0x2c0e	; 0x2c0e <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 e3 15 	jmp	0x2bc6	; 0x2bc6 <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 ff 15 	jmp	0x2bfe	; 0x2bfe <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	e8 59       	subi	r30, 0x98	; 152
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <TIMER1_EnableInterrupt>:

#include "Timer1.h"


void TIMER1_EnableInterrupt(void)
{
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62
	#if (TIMER1_OPERATION_MODE == TIMER1_MODE_INTERVAL)
	SET_BIT(TIMER1_TIMSK_REG,TIMER1_INTERVAL_INT_ENABLE_BIT_NO);
     ef2:	a9 e5       	ldi	r26, 0x59	; 89
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	e9 e5       	ldi	r30, 0x59	; 89
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	82 60       	ori	r24, 0x02	; 2
     efe:	8c 93       	st	X, r24
	#endif
}
     f00:	cf 91       	pop	r28
     f02:	df 91       	pop	r29
     f04:	08 95       	ret

00000f06 <TIMER1_DisableInterrupt>:
void TIMER1_DisableInterrupt(void)
{
     f06:	df 93       	push	r29
     f08:	cf 93       	push	r28
     f0a:	cd b7       	in	r28, 0x3d	; 61
     f0c:	de b7       	in	r29, 0x3e	; 62
	#if (TIMER1_OPERATION_MODE == TIMER1_MODE_INTERVAL)
	CLEAR_BIT(TIMER1_TIMSK_REG,TIMER1_INTERVAL_INT_ENABLE_BIT_NO);
     f0e:	a9 e5       	ldi	r26, 0x59	; 89
     f10:	b0 e0       	ldi	r27, 0x00	; 0
     f12:	e9 e5       	ldi	r30, 0x59	; 89
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	8d 7f       	andi	r24, 0xFD	; 253
     f1a:	8c 93       	st	X, r24
	#endif
}
     f1c:	cf 91       	pop	r28
     f1e:	df 91       	pop	r29
     f20:	08 95       	ret

00000f22 <TIMER0_Init>:
 * Author: Eng_Saad_Redwan
 */

#include "Timer0.h"
void TIMER0_Init(void)
{
     f22:	df 93       	push	r29
     f24:	cf 93       	push	r28
     f26:	cd b7       	in	r28, 0x3d	; 61
     f28:	de b7       	in	r29, 0x3e	; 62
	#elif (TIMER0_OPERATION_MODE == TIMER0_MODE_PWM_PHASE_CORRECT)
		TIMER0_TCCR0_REG|= TIMER0_PWM_PHASE_CORRECT;
	#else
	#warning "You Shall Define Timer Operation Mode In Timer0_Private.h"
	#endif
}
     f2a:	cf 91       	pop	r28
     f2c:	df 91       	pop	r29
     f2e:	08 95       	ret

00000f30 <TIMER0_Start>:
void TIMER0_Start(u8 prescaler)
{
     f30:	df 93       	push	r29
     f32:	cf 93       	push	r28
     f34:	0f 92       	push	r0
     f36:	cd b7       	in	r28, 0x3d	; 61
     f38:	de b7       	in	r29, 0x3e	; 62
     f3a:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_TCCR0_REG |=prescaler;
     f3c:	a3 e5       	ldi	r26, 0x53	; 83
     f3e:	b0 e0       	ldi	r27, 0x00	; 0
     f40:	e3 e5       	ldi	r30, 0x53	; 83
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	90 81       	ld	r25, Z
     f46:	89 81       	ldd	r24, Y+1	; 0x01
     f48:	89 2b       	or	r24, r25
     f4a:	8c 93       	st	X, r24
}
     f4c:	0f 90       	pop	r0
     f4e:	cf 91       	pop	r28
     f50:	df 91       	pop	r29
     f52:	08 95       	ret

00000f54 <TIMER0_Stop>:
void TIMER0_Stop(void)
{
     f54:	df 93       	push	r29
     f56:	cf 93       	push	r28
     f58:	cd b7       	in	r28, 0x3d	; 61
     f5a:	de b7       	in	r29, 0x3e	; 62
	TIMER0_TCCR0_REG &=0xFC;
     f5c:	a3 e5       	ldi	r26, 0x53	; 83
     f5e:	b0 e0       	ldi	r27, 0x00	; 0
     f60:	e3 e5       	ldi	r30, 0x53	; 83
     f62:	f0 e0       	ldi	r31, 0x00	; 0
     f64:	80 81       	ld	r24, Z
     f66:	8c 7f       	andi	r24, 0xFC	; 252
     f68:	8c 93       	st	X, r24
}
     f6a:	cf 91       	pop	r28
     f6c:	df 91       	pop	r29
     f6e:	08 95       	ret

00000f70 <TIMER0_EnableInterrupt>:
void TIMER0_EnableInterrupt(void)
{
     f70:	df 93       	push	r29
     f72:	cf 93       	push	r28
     f74:	cd b7       	in	r28, 0x3d	; 61
     f76:	de b7       	in	r29, 0x3e	; 62
	#if (TIMER0_OPERATION_MODE == TIMER0_MODE_INTERVAL)
	SET_BIT(TIMER0_TIMSK_REG,TIMER0_INTERVAL_INT_ENABLE_BIT_NO);
	#elif (TIMER0_OPERATION_MODE == TIMER0_MODE_CTC)
	SET_BIT(TIMER0_TIMSK_REG,TIMER0_CTC_INT_ENABLE_BIT_NO);
	#endif
}
     f78:	cf 91       	pop	r28
     f7a:	df 91       	pop	r29
     f7c:	08 95       	ret

00000f7e <TIMER0_DisableInterrupt>:
void TIMER0_DisableInterrupt(void)
{
     f7e:	df 93       	push	r29
     f80:	cf 93       	push	r28
     f82:	cd b7       	in	r28, 0x3d	; 61
     f84:	de b7       	in	r29, 0x3e	; 62
	#if (TIMER0_OPERATION_MODE == TIMER0_MODE_INTERVAL)
	CLEAR_BIT(TIMER0_TIMSK_REG,TIMER0_INTERVAL_INT_ENABLE_BIT_NO);
	#elif (TIMER0_OPERATION_MODE == TIMER0_MODE_CTC)
	CLR_BIT(TIMER0_TIMSK_REG,TIMER0_CTC_INT_ENABLE_BIT_NO);
	#endif
}
     f86:	cf 91       	pop	r28
     f88:	df 91       	pop	r29
     f8a:	08 95       	ret

00000f8c <I2C_InitMaster>:


#include "I2C.h"

//////////////////////////////Master//////////////////////////////
void I2C_InitMaster(void){
     f8c:	df 93       	push	r29
     f8e:	cf 93       	push	r28
     f90:	cd b7       	in	r28, 0x3d	; 61
     f92:	de b7       	in	r29, 0x3e	; 62
	I2C_TWBR_REG = 32;//I2C Speed = 100khzbs
     f94:	e0 e2       	ldi	r30, 0x20	; 32
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	80 e2       	ldi	r24, 0x20	; 32
     f9a:	80 83       	st	Z, r24
	/*Set Prescaller*/
	CLEAR_BIT(I2C_TWSR_REG , 0);
     f9c:	a1 e2       	ldi	r26, 0x21	; 33
     f9e:	b0 e0       	ldi	r27, 0x00	; 0
     fa0:	e1 e2       	ldi	r30, 0x21	; 33
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	80 81       	ld	r24, Z
     fa6:	8e 7f       	andi	r24, 0xFE	; 254
     fa8:	8c 93       	st	X, r24
	CLEAR_BIT(I2C_TWSR_REG , 1);
     faa:	a1 e2       	ldi	r26, 0x21	; 33
     fac:	b0 e0       	ldi	r27, 0x00	; 0
     fae:	e1 e2       	ldi	r30, 0x21	; 33
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	80 81       	ld	r24, Z
     fb4:	8d 7f       	andi	r24, 0xFD	; 253
     fb6:	8c 93       	st	X, r24
//	SET_BIT(I2C_TWCR_REG,6);//Enable ACK
	SET_BIT(I2C_TWCR_REG,2);//Enable I2c
     fb8:	a6 e5       	ldi	r26, 0x56	; 86
     fba:	b0 e0       	ldi	r27, 0x00	; 0
     fbc:	e6 e5       	ldi	r30, 0x56	; 86
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	80 81       	ld	r24, Z
     fc2:	84 60       	ori	r24, 0x04	; 4
     fc4:	8c 93       	st	X, r24
}
     fc6:	cf 91       	pop	r28
     fc8:	df 91       	pop	r29
     fca:	08 95       	ret

00000fcc <I2C_InitSlave>:

void I2C_InitSlave(void){
     fcc:	df 93       	push	r29
     fce:	cf 93       	push	r28
     fd0:	cd b7       	in	r28, 0x3d	; 61
     fd2:	de b7       	in	r29, 0x3e	; 62
	I2C_TWAR_REG = 0b00000010;
     fd4:	e2 e2       	ldi	r30, 0x22	; 34
     fd6:	f0 e0       	ldi	r31, 0x00	; 0
     fd8:	82 e0       	ldi	r24, 0x02	; 2
     fda:	80 83       	st	Z, r24
	SET_BIT(I2C_TWCR_REG,6);//Enable ACK
     fdc:	a6 e5       	ldi	r26, 0x56	; 86
     fde:	b0 e0       	ldi	r27, 0x00	; 0
     fe0:	e6 e5       	ldi	r30, 0x56	; 86
     fe2:	f0 e0       	ldi	r31, 0x00	; 0
     fe4:	80 81       	ld	r24, Z
     fe6:	80 64       	ori	r24, 0x40	; 64
     fe8:	8c 93       	st	X, r24
	SET_BIT(I2C_TWCR_REG,2);//Enable I2c
     fea:	a6 e5       	ldi	r26, 0x56	; 86
     fec:	b0 e0       	ldi	r27, 0x00	; 0
     fee:	e6 e5       	ldi	r30, 0x56	; 86
     ff0:	f0 e0       	ldi	r31, 0x00	; 0
     ff2:	80 81       	ld	r24, Z
     ff4:	84 60       	ori	r24, 0x04	; 4
     ff6:	8c 93       	st	X, r24
}
     ff8:	cf 91       	pop	r28
     ffa:	df 91       	pop	r29
     ffc:	08 95       	ret

00000ffe <I2C_StartCondition>:

I2C_ERROR_STATUS I2C_StartCondition(void){
     ffe:	df 93       	push	r29
    1000:	cf 93       	push	r28
    1002:	0f 92       	push	r0
    1004:	cd b7       	in	r28, 0x3d	; 61
    1006:	de b7       	in	r29, 0x3e	; 62

	I2C_ERROR_STATUS State = NOK;
    1008:	19 82       	std	Y+1, r1	; 0x01

	SET_BIT(I2C_TWCR_REG,5);//Set Start
    100a:	a6 e5       	ldi	r26, 0x56	; 86
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	e6 e5       	ldi	r30, 0x56	; 86
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	80 81       	ld	r24, Z
    1014:	80 62       	ori	r24, 0x20	; 32
    1016:	8c 93       	st	X, r24
	SET_BIT(I2C_TWCR_REG,7);//Clear Flag
    1018:	a6 e5       	ldi	r26, 0x56	; 86
    101a:	b0 e0       	ldi	r27, 0x00	; 0
    101c:	e6 e5       	ldi	r30, 0x56	; 86
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	80 81       	ld	r24, Z
    1022:	80 68       	ori	r24, 0x80	; 128
    1024:	8c 93       	st	X, r24
	//Wait until Flag Set
	while((CHECK_BIT(I2C_TWCR_REG,7))==0);
    1026:	e6 e5       	ldi	r30, 0x56	; 86
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	80 81       	ld	r24, Z
    102c:	88 23       	and	r24, r24
    102e:	dc f7       	brge	.-10     	; 0x1026 <I2C_StartCondition+0x28>
	if( (I2C_TWSR_REG & 0xF8) == 0x08 ){
    1030:	e1 e2       	ldi	r30, 0x21	; 33
    1032:	f0 e0       	ldi	r31, 0x00	; 0
    1034:	80 81       	ld	r24, Z
    1036:	88 2f       	mov	r24, r24
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	88 7f       	andi	r24, 0xF8	; 248
    103c:	90 70       	andi	r25, 0x00	; 0
    103e:	88 30       	cpi	r24, 0x08	; 8
    1040:	91 05       	cpc	r25, r1
    1042:	11 f4       	brne	.+4      	; 0x1048 <I2C_StartCondition+0x4a>
		State = OK;
    1044:	81 e0       	ldi	r24, 0x01	; 1
    1046:	89 83       	std	Y+1, r24	; 0x01
	}
	return State;
    1048:	89 81       	ldd	r24, Y+1	; 0x01
}
    104a:	0f 90       	pop	r0
    104c:	cf 91       	pop	r28
    104e:	df 91       	pop	r29
    1050:	08 95       	ret

00001052 <I2C_RepeatedStart>:

I2C_ERROR_STATUS I2C_RepeatedStart(void){
    1052:	df 93       	push	r29
    1054:	cf 93       	push	r28
    1056:	0f 92       	push	r0
    1058:	cd b7       	in	r28, 0x3d	; 61
    105a:	de b7       	in	r29, 0x3e	; 62
	I2C_ERROR_STATUS State = NOK;
    105c:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(I2C_TWCR_REG,5);//Set Start
    105e:	a6 e5       	ldi	r26, 0x56	; 86
    1060:	b0 e0       	ldi	r27, 0x00	; 0
    1062:	e6 e5       	ldi	r30, 0x56	; 86
    1064:	f0 e0       	ldi	r31, 0x00	; 0
    1066:	80 81       	ld	r24, Z
    1068:	80 62       	ori	r24, 0x20	; 32
    106a:	8c 93       	st	X, r24
	SET_BIT(I2C_TWCR_REG,7);//Clear Flag
    106c:	a6 e5       	ldi	r26, 0x56	; 86
    106e:	b0 e0       	ldi	r27, 0x00	; 0
    1070:	e6 e5       	ldi	r30, 0x56	; 86
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	80 81       	ld	r24, Z
    1076:	80 68       	ori	r24, 0x80	; 128
    1078:	8c 93       	st	X, r24
	//Wait until Flag Set
	while((CHECK_BIT(I2C_TWCR_REG,7))==0);
    107a:	e6 e5       	ldi	r30, 0x56	; 86
    107c:	f0 e0       	ldi	r31, 0x00	; 0
    107e:	80 81       	ld	r24, Z
    1080:	88 23       	and	r24, r24
    1082:	dc f7       	brge	.-10     	; 0x107a <I2C_RepeatedStart+0x28>
	if( (I2C_TWSR_REG & 0xF8) == 0x10 ){
    1084:	e1 e2       	ldi	r30, 0x21	; 33
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	88 2f       	mov	r24, r24
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	88 7f       	andi	r24, 0xF8	; 248
    1090:	90 70       	andi	r25, 0x00	; 0
    1092:	80 31       	cpi	r24, 0x10	; 16
    1094:	91 05       	cpc	r25, r1
    1096:	11 f4       	brne	.+4      	; 0x109c <I2C_RepeatedStart+0x4a>
		State = OK;
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	89 83       	std	Y+1, r24	; 0x01
	}
	return State;
    109c:	89 81       	ldd	r24, Y+1	; 0x01
}
    109e:	0f 90       	pop	r0
    10a0:	cf 91       	pop	r28
    10a2:	df 91       	pop	r29
    10a4:	08 95       	ret

000010a6 <I2C_StopCondition>:

void I2C_StopCondition(void){
    10a6:	df 93       	push	r29
    10a8:	cf 93       	push	r28
    10aa:	cd b7       	in	r28, 0x3d	; 61
    10ac:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(I2C_TWCR_REG,4);//Stop bit
    10ae:	a6 e5       	ldi	r26, 0x56	; 86
    10b0:	b0 e0       	ldi	r27, 0x00	; 0
    10b2:	e6 e5       	ldi	r30, 0x56	; 86
    10b4:	f0 e0       	ldi	r31, 0x00	; 0
    10b6:	80 81       	ld	r24, Z
    10b8:	80 61       	ori	r24, 0x10	; 16
    10ba:	8c 93       	st	X, r24
	SET_BIT(I2C_TWCR_REG,7);//ClearFlag
    10bc:	a6 e5       	ldi	r26, 0x56	; 86
    10be:	b0 e0       	ldi	r27, 0x00	; 0
    10c0:	e6 e5       	ldi	r30, 0x56	; 86
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	80 68       	ori	r24, 0x80	; 128
    10c8:	8c 93       	st	X, r24
}
    10ca:	cf 91       	pop	r28
    10cc:	df 91       	pop	r29
    10ce:	08 95       	ret

000010d0 <I2C_Master_Send_Slave_Address_With_Write>:

I2C_ERROR_STATUS I2C_Master_Send_Slave_Address_With_Write(u8 Address){
    10d0:	df 93       	push	r29
    10d2:	cf 93       	push	r28
    10d4:	00 d0       	rcall	.+0      	; 0x10d6 <I2C_Master_Send_Slave_Address_With_Write+0x6>
    10d6:	cd b7       	in	r28, 0x3d	; 61
    10d8:	de b7       	in	r29, 0x3e	; 62
    10da:	8a 83       	std	Y+2, r24	; 0x02
	I2C_ERROR_STATUS State = NOK;
    10dc:	19 82       	std	Y+1, r1	; 0x01
	I2C_TWDR_REG = (Address<<1);//Set Slave Addrl
    10de:	e3 e2       	ldi	r30, 0x23	; 35
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	8a 81       	ldd	r24, Y+2	; 0x02
    10e4:	88 0f       	add	r24, r24
    10e6:	80 83       	st	Z, r24
	CLEAR_BIT(I2C_TWCR_REG,5);//Clear Start bit
    10e8:	a6 e5       	ldi	r26, 0x56	; 86
    10ea:	b0 e0       	ldi	r27, 0x00	; 0
    10ec:	e6 e5       	ldi	r30, 0x56	; 86
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	80 81       	ld	r24, Z
    10f2:	8f 7d       	andi	r24, 0xDF	; 223
    10f4:	8c 93       	st	X, r24
	SET_BIT(I2C_TWCR_REG,7);//Clear Flag
    10f6:	a6 e5       	ldi	r26, 0x56	; 86
    10f8:	b0 e0       	ldi	r27, 0x00	; 0
    10fa:	e6 e5       	ldi	r30, 0x56	; 86
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	80 68       	ori	r24, 0x80	; 128
    1102:	8c 93       	st	X, r24
	/*Wait Untill Flag set*/
	while((CHECK_BIT(I2C_TWCR_REG,7)) == 0 );
    1104:	e6 e5       	ldi	r30, 0x56	; 86
    1106:	f0 e0       	ldi	r31, 0x00	; 0
    1108:	80 81       	ld	r24, Z
    110a:	88 23       	and	r24, r24
    110c:	dc f7       	brge	.-10     	; 0x1104 <I2C_Master_Send_Slave_Address_With_Write+0x34>
	if( ( I2C_TWSR_REG & 0xF8 ) == 0x18 ){
    110e:	e1 e2       	ldi	r30, 0x21	; 33
    1110:	f0 e0       	ldi	r31, 0x00	; 0
    1112:	80 81       	ld	r24, Z
    1114:	88 2f       	mov	r24, r24
    1116:	90 e0       	ldi	r25, 0x00	; 0
    1118:	88 7f       	andi	r24, 0xF8	; 248
    111a:	90 70       	andi	r25, 0x00	; 0
    111c:	88 31       	cpi	r24, 0x18	; 24
    111e:	91 05       	cpc	r25, r1
    1120:	11 f4       	brne	.+4      	; 0x1126 <I2C_Master_Send_Slave_Address_With_Write+0x56>
		State = OK;
    1122:	81 e0       	ldi	r24, 0x01	; 1
    1124:	89 83       	std	Y+1, r24	; 0x01
	}
	return State;
    1126:	89 81       	ldd	r24, Y+1	; 0x01
}
    1128:	0f 90       	pop	r0
    112a:	0f 90       	pop	r0
    112c:	cf 91       	pop	r28
    112e:	df 91       	pop	r29
    1130:	08 95       	ret

00001132 <I2C_Master_Send_Slave_Address_With_Read>:

I2C_ERROR_STATUS I2C_Master_Send_Slave_Address_With_Read(u8 Address){
    1132:	df 93       	push	r29
    1134:	cf 93       	push	r28
    1136:	00 d0       	rcall	.+0      	; 0x1138 <I2C_Master_Send_Slave_Address_With_Read+0x6>
    1138:	cd b7       	in	r28, 0x3d	; 61
    113a:	de b7       	in	r29, 0x3e	; 62
    113c:	8a 83       	std	Y+2, r24	; 0x02
	I2C_ERROR_STATUS State = NOK;
    113e:	19 82       	std	Y+1, r1	; 0x01
	I2C_TWDR_REG = (Address<<1);//Set Slave Addr
    1140:	e3 e2       	ldi	r30, 0x23	; 35
    1142:	f0 e0       	ldi	r31, 0x00	; 0
    1144:	8a 81       	ldd	r24, Y+2	; 0x02
    1146:	88 0f       	add	r24, r24
    1148:	80 83       	st	Z, r24
	SET_BIT(I2C_TWDR_REG,0);//SET R/W Bit To Read From Slave
    114a:	a3 e2       	ldi	r26, 0x23	; 35
    114c:	b0 e0       	ldi	r27, 0x00	; 0
    114e:	e3 e2       	ldi	r30, 0x23	; 35
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	81 60       	ori	r24, 0x01	; 1
    1156:	8c 93       	st	X, r24
	CLEAR_BIT(I2C_TWCR_REG,5);//Clear Start bit
    1158:	a6 e5       	ldi	r26, 0x56	; 86
    115a:	b0 e0       	ldi	r27, 0x00	; 0
    115c:	e6 e5       	ldi	r30, 0x56	; 86
    115e:	f0 e0       	ldi	r31, 0x00	; 0
    1160:	80 81       	ld	r24, Z
    1162:	8f 7d       	andi	r24, 0xDF	; 223
    1164:	8c 93       	st	X, r24
	SET_BIT(I2C_TWCR_REG,7);//Clear Flag
    1166:	a6 e5       	ldi	r26, 0x56	; 86
    1168:	b0 e0       	ldi	r27, 0x00	; 0
    116a:	e6 e5       	ldi	r30, 0x56	; 86
    116c:	f0 e0       	ldi	r31, 0x00	; 0
    116e:	80 81       	ld	r24, Z
    1170:	80 68       	ori	r24, 0x80	; 128
    1172:	8c 93       	st	X, r24
	/*Wait Untill Flag set*/
	while((CHECK_BIT(I2C_TWCR_REG,7)) == 0 );
    1174:	e6 e5       	ldi	r30, 0x56	; 86
    1176:	f0 e0       	ldi	r31, 0x00	; 0
    1178:	80 81       	ld	r24, Z
    117a:	88 23       	and	r24, r24
    117c:	dc f7       	brge	.-10     	; 0x1174 <I2C_Master_Send_Slave_Address_With_Read+0x42>
	if( ( I2C_TWSR_REG & 0xF8 ) == 0x40 ){
    117e:	e1 e2       	ldi	r30, 0x21	; 33
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	80 81       	ld	r24, Z
    1184:	88 2f       	mov	r24, r24
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	88 7f       	andi	r24, 0xF8	; 248
    118a:	90 70       	andi	r25, 0x00	; 0
    118c:	80 34       	cpi	r24, 0x40	; 64
    118e:	91 05       	cpc	r25, r1
    1190:	11 f4       	brne	.+4      	; 0x1196 <I2C_Master_Send_Slave_Address_With_Read+0x64>
		State = OK;
    1192:	81 e0       	ldi	r24, 0x01	; 1
    1194:	89 83       	std	Y+1, r24	; 0x01
	}
	return State;
    1196:	89 81       	ldd	r24, Y+1	; 0x01
}
    1198:	0f 90       	pop	r0
    119a:	0f 90       	pop	r0
    119c:	cf 91       	pop	r28
    119e:	df 91       	pop	r29
    11a0:	08 95       	ret

000011a2 <I2C_Maste_Write_Byte_To_Slave>:

I2C_ERROR_STATUS I2C_Maste_Write_Byte_To_Slave(u8 Data){
    11a2:	df 93       	push	r29
    11a4:	cf 93       	push	r28
    11a6:	00 d0       	rcall	.+0      	; 0x11a8 <I2C_Maste_Write_Byte_To_Slave+0x6>
    11a8:	cd b7       	in	r28, 0x3d	; 61
    11aa:	de b7       	in	r29, 0x3e	; 62
    11ac:	8a 83       	std	Y+2, r24	; 0x02
	I2C_ERROR_STATUS State =NOK;
    11ae:	19 82       	std	Y+1, r1	; 0x01
	I2C_TWDR_REG = Data;
    11b0:	e3 e2       	ldi	r30, 0x23	; 35
    11b2:	f0 e0       	ldi	r31, 0x00	; 0
    11b4:	8a 81       	ldd	r24, Y+2	; 0x02
    11b6:	80 83       	st	Z, r24
	SET_BIT(I2C_TWCR_REG,7);
    11b8:	a6 e5       	ldi	r26, 0x56	; 86
    11ba:	b0 e0       	ldi	r27, 0x00	; 0
    11bc:	e6 e5       	ldi	r30, 0x56	; 86
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	80 81       	ld	r24, Z
    11c2:	80 68       	ori	r24, 0x80	; 128
    11c4:	8c 93       	st	X, r24
	while((CHECK_BIT(I2C_TWCR_REG,7)) == 0);
    11c6:	e6 e5       	ldi	r30, 0x56	; 86
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	88 23       	and	r24, r24
    11ce:	dc f7       	brge	.-10     	; 0x11c6 <I2C_Maste_Write_Byte_To_Slave+0x24>
	if( ( I2C_TWSR_REG & 0xF8 ) == 0x28 ){
    11d0:	e1 e2       	ldi	r30, 0x21	; 33
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	80 81       	ld	r24, Z
    11d6:	88 2f       	mov	r24, r24
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    11da:	88 7f       	andi	r24, 0xF8	; 248
    11dc:	90 70       	andi	r25, 0x00	; 0
    11de:	88 32       	cpi	r24, 0x28	; 40
    11e0:	91 05       	cpc	r25, r1
    11e2:	11 f4       	brne	.+4      	; 0x11e8 <I2C_Maste_Write_Byte_To_Slave+0x46>
		State = OK;
    11e4:	81 e0       	ldi	r24, 0x01	; 1
    11e6:	89 83       	std	Y+1, r24	; 0x01
	}
	return State;
    11e8:	89 81       	ldd	r24, Y+1	; 0x01
}
    11ea:	0f 90       	pop	r0
    11ec:	0f 90       	pop	r0
    11ee:	cf 91       	pop	r28
    11f0:	df 91       	pop	r29
    11f2:	08 95       	ret

000011f4 <I2C_Master_Read_Byte_From_Slave_NACK>:

I2C_ERROR_STATUS I2C_Master_Read_Byte_From_Slave_NACK(u8 * ptr){
    11f4:	df 93       	push	r29
    11f6:	cf 93       	push	r28
    11f8:	00 d0       	rcall	.+0      	; 0x11fa <I2C_Master_Read_Byte_From_Slave_NACK+0x6>
    11fa:	0f 92       	push	r0
    11fc:	cd b7       	in	r28, 0x3d	; 61
    11fe:	de b7       	in	r29, 0x3e	; 62
    1200:	9b 83       	std	Y+3, r25	; 0x03
    1202:	8a 83       	std	Y+2, r24	; 0x02
	I2C_ERROR_STATUS State = NOK;
    1204:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(I2C_TWCR_REG,7);
    1206:	a6 e5       	ldi	r26, 0x56	; 86
    1208:	b0 e0       	ldi	r27, 0x00	; 0
    120a:	e6 e5       	ldi	r30, 0x56	; 86
    120c:	f0 e0       	ldi	r31, 0x00	; 0
    120e:	80 81       	ld	r24, Z
    1210:	80 68       	ori	r24, 0x80	; 128
    1212:	8c 93       	st	X, r24
	while((CHECK_BIT(I2C_TWCR_REG,7)) == 0);
    1214:	e6 e5       	ldi	r30, 0x56	; 86
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	88 23       	and	r24, r24
    121c:	dc f7       	brge	.-10     	; 0x1214 <I2C_Master_Read_Byte_From_Slave_NACK+0x20>
	if( ( I2C_TWSR_REG & 0xF8 ) == 0x58 ){
    121e:	e1 e2       	ldi	r30, 0x21	; 33
    1220:	f0 e0       	ldi	r31, 0x00	; 0
    1222:	80 81       	ld	r24, Z
    1224:	88 2f       	mov	r24, r24
    1226:	90 e0       	ldi	r25, 0x00	; 0
    1228:	88 7f       	andi	r24, 0xF8	; 248
    122a:	90 70       	andi	r25, 0x00	; 0
    122c:	88 35       	cpi	r24, 0x58	; 88
    122e:	91 05       	cpc	r25, r1
    1230:	41 f4       	brne	.+16     	; 0x1242 <I2C_Master_Read_Byte_From_Slave_NACK+0x4e>
		State = OK;
    1232:	81 e0       	ldi	r24, 0x01	; 1
    1234:	89 83       	std	Y+1, r24	; 0x01
		*ptr = I2C_TWDR_REG;
    1236:	e3 e2       	ldi	r30, 0x23	; 35
    1238:	f0 e0       	ldi	r31, 0x00	; 0
    123a:	80 81       	ld	r24, Z
    123c:	ea 81       	ldd	r30, Y+2	; 0x02
    123e:	fb 81       	ldd	r31, Y+3	; 0x03
    1240:	80 83       	st	Z, r24
	}
	return State;
    1242:	89 81       	ldd	r24, Y+1	; 0x01
}
    1244:	0f 90       	pop	r0
    1246:	0f 90       	pop	r0
    1248:	0f 90       	pop	r0
    124a:	cf 91       	pop	r28
    124c:	df 91       	pop	r29
    124e:	08 95       	ret

00001250 <I2C_Slave_Check_About_His_Addr_With_Write>:

/////////////////////////////////////Slave/////////////////////////
I2C_ERROR_STATUS I2C_Slave_Check_About_His_Addr_With_Write(void){
    1250:	df 93       	push	r29
    1252:	cf 93       	push	r28
    1254:	0f 92       	push	r0
    1256:	cd b7       	in	r28, 0x3d	; 61
    1258:	de b7       	in	r29, 0x3e	; 62
	I2C_ERROR_STATUS State = NOK;
    125a:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(I2C_TWCR_REG,6);//Enable Ack
    125c:	a6 e5       	ldi	r26, 0x56	; 86
    125e:	b0 e0       	ldi	r27, 0x00	; 0
    1260:	e6 e5       	ldi	r30, 0x56	; 86
    1262:	f0 e0       	ldi	r31, 0x00	; 0
    1264:	80 81       	ld	r24, Z
    1266:	80 64       	ori	r24, 0x40	; 64
    1268:	8c 93       	st	X, r24
	SET_BIT(I2C_TWCR_REG,7);//Clear
    126a:	a6 e5       	ldi	r26, 0x56	; 86
    126c:	b0 e0       	ldi	r27, 0x00	; 0
    126e:	e6 e5       	ldi	r30, 0x56	; 86
    1270:	f0 e0       	ldi	r31, 0x00	; 0
    1272:	80 81       	ld	r24, Z
    1274:	80 68       	ori	r24, 0x80	; 128
    1276:	8c 93       	st	X, r24
	while((CHECK_BIT(I2C_TWCR_REG,7)) == 0);
    1278:	e6 e5       	ldi	r30, 0x56	; 86
    127a:	f0 e0       	ldi	r31, 0x00	; 0
    127c:	80 81       	ld	r24, Z
    127e:	88 23       	and	r24, r24
    1280:	dc f7       	brge	.-10     	; 0x1278 <I2C_Slave_Check_About_His_Addr_With_Write+0x28>
	if(( I2C_TWSR_REG & 0xF8) == 0x60 ){
    1282:	e1 e2       	ldi	r30, 0x21	; 33
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	88 2f       	mov	r24, r24
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	88 7f       	andi	r24, 0xF8	; 248
    128e:	90 70       	andi	r25, 0x00	; 0
    1290:	80 36       	cpi	r24, 0x60	; 96
    1292:	91 05       	cpc	r25, r1
    1294:	11 f4       	brne	.+4      	; 0x129a <I2C_Slave_Check_About_His_Addr_With_Write+0x4a>
		State = OK;
    1296:	81 e0       	ldi	r24, 0x01	; 1
    1298:	89 83       	std	Y+1, r24	; 0x01
	}
	return State;
    129a:	89 81       	ldd	r24, Y+1	; 0x01
}
    129c:	0f 90       	pop	r0
    129e:	cf 91       	pop	r28
    12a0:	df 91       	pop	r29
    12a2:	08 95       	ret

000012a4 <I2C_Slave_Check_About_His_Addr_With_Read>:

I2C_ERROR_STATUS I2C_Slave_Check_About_His_Addr_With_Read(void){
    12a4:	df 93       	push	r29
    12a6:	cf 93       	push	r28
    12a8:	0f 92       	push	r0
    12aa:	cd b7       	in	r28, 0x3d	; 61
    12ac:	de b7       	in	r29, 0x3e	; 62
	I2C_ERROR_STATUS State = NOK;
    12ae:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(I2C_TWCR_REG,6);//Enable Ack
    12b0:	a6 e5       	ldi	r26, 0x56	; 86
    12b2:	b0 e0       	ldi	r27, 0x00	; 0
    12b4:	e6 e5       	ldi	r30, 0x56	; 86
    12b6:	f0 e0       	ldi	r31, 0x00	; 0
    12b8:	80 81       	ld	r24, Z
    12ba:	80 64       	ori	r24, 0x40	; 64
    12bc:	8c 93       	st	X, r24
	SET_BIT(I2C_TWCR_REG,7);//Clear
    12be:	a6 e5       	ldi	r26, 0x56	; 86
    12c0:	b0 e0       	ldi	r27, 0x00	; 0
    12c2:	e6 e5       	ldi	r30, 0x56	; 86
    12c4:	f0 e0       	ldi	r31, 0x00	; 0
    12c6:	80 81       	ld	r24, Z
    12c8:	80 68       	ori	r24, 0x80	; 128
    12ca:	8c 93       	st	X, r24
	while((CHECK_BIT(I2C_TWCR_REG,7)) == 0);
    12cc:	e6 e5       	ldi	r30, 0x56	; 86
    12ce:	f0 e0       	ldi	r31, 0x00	; 0
    12d0:	80 81       	ld	r24, Z
    12d2:	88 23       	and	r24, r24
    12d4:	dc f7       	brge	.-10     	; 0x12cc <I2C_Slave_Check_About_His_Addr_With_Read+0x28>
	if(( I2C_TWSR_REG & 0xF8) == 0xA8 ){
    12d6:	e1 e2       	ldi	r30, 0x21	; 33
    12d8:	f0 e0       	ldi	r31, 0x00	; 0
    12da:	80 81       	ld	r24, Z
    12dc:	88 2f       	mov	r24, r24
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	88 7f       	andi	r24, 0xF8	; 248
    12e2:	90 70       	andi	r25, 0x00	; 0
    12e4:	88 3a       	cpi	r24, 0xA8	; 168
    12e6:	91 05       	cpc	r25, r1
    12e8:	11 f4       	brne	.+4      	; 0x12ee <I2C_Slave_Check_About_His_Addr_With_Read+0x4a>
		State = OK;
    12ea:	81 e0       	ldi	r24, 0x01	; 1
    12ec:	89 83       	std	Y+1, r24	; 0x01
	}
	return State;
    12ee:	89 81       	ldd	r24, Y+1	; 0x01
}
    12f0:	0f 90       	pop	r0
    12f2:	cf 91       	pop	r28
    12f4:	df 91       	pop	r29
    12f6:	08 95       	ret

000012f8 <I2C_Slave_Read_Byte_From_Master>:

I2C_ERROR_STATUS I2C_Slave_Read_Byte_From_Master(u8 * ptr){
    12f8:	df 93       	push	r29
    12fa:	cf 93       	push	r28
    12fc:	00 d0       	rcall	.+0      	; 0x12fe <I2C_Slave_Read_Byte_From_Master+0x6>
    12fe:	0f 92       	push	r0
    1300:	cd b7       	in	r28, 0x3d	; 61
    1302:	de b7       	in	r29, 0x3e	; 62
    1304:	9b 83       	std	Y+3, r25	; 0x03
    1306:	8a 83       	std	Y+2, r24	; 0x02
	I2C_ERROR_STATUS State = NOK;
    1308:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(I2C_TWCR_REG,7);
    130a:	a6 e5       	ldi	r26, 0x56	; 86
    130c:	b0 e0       	ldi	r27, 0x00	; 0
    130e:	e6 e5       	ldi	r30, 0x56	; 86
    1310:	f0 e0       	ldi	r31, 0x00	; 0
    1312:	80 81       	ld	r24, Z
    1314:	80 68       	ori	r24, 0x80	; 128
    1316:	8c 93       	st	X, r24
	while( (CHECK_BIT(I2C_TWCR_REG,7)) == 0 );
    1318:	e6 e5       	ldi	r30, 0x56	; 86
    131a:	f0 e0       	ldi	r31, 0x00	; 0
    131c:	80 81       	ld	r24, Z
    131e:	88 23       	and	r24, r24
    1320:	dc f7       	brge	.-10     	; 0x1318 <I2C_Slave_Read_Byte_From_Master+0x20>
	if( (I2C_TWSR_REG & 0xF8) == 0x80 ){
    1322:	e1 e2       	ldi	r30, 0x21	; 33
    1324:	f0 e0       	ldi	r31, 0x00	; 0
    1326:	80 81       	ld	r24, Z
    1328:	88 2f       	mov	r24, r24
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	88 7f       	andi	r24, 0xF8	; 248
    132e:	90 70       	andi	r25, 0x00	; 0
    1330:	80 38       	cpi	r24, 0x80	; 128
    1332:	91 05       	cpc	r25, r1
    1334:	41 f4       	brne	.+16     	; 0x1346 <I2C_Slave_Read_Byte_From_Master+0x4e>
		State = OK;
    1336:	81 e0       	ldi	r24, 0x01	; 1
    1338:	89 83       	std	Y+1, r24	; 0x01
		*ptr = I2C_TWDR_REG;
    133a:	e3 e2       	ldi	r30, 0x23	; 35
    133c:	f0 e0       	ldi	r31, 0x00	; 0
    133e:	80 81       	ld	r24, Z
    1340:	ea 81       	ldd	r30, Y+2	; 0x02
    1342:	fb 81       	ldd	r31, Y+3	; 0x03
    1344:	80 83       	st	Z, r24
	}
	return State;
    1346:	89 81       	ldd	r24, Y+1	; 0x01
}
    1348:	0f 90       	pop	r0
    134a:	0f 90       	pop	r0
    134c:	0f 90       	pop	r0
    134e:	cf 91       	pop	r28
    1350:	df 91       	pop	r29
    1352:	08 95       	ret

00001354 <I2C_Slave_Write_Byte_To_Master_NACK>:

I2C_ERROR_STATUS I2C_Slave_Write_Byte_To_Master_NACK(u8 Data){
    1354:	df 93       	push	r29
    1356:	cf 93       	push	r28
    1358:	00 d0       	rcall	.+0      	; 0x135a <I2C_Slave_Write_Byte_To_Master_NACK+0x6>
    135a:	cd b7       	in	r28, 0x3d	; 61
    135c:	de b7       	in	r29, 0x3e	; 62
    135e:	8a 83       	std	Y+2, r24	; 0x02
	I2C_ERROR_STATUS State = NOK;
    1360:	19 82       	std	Y+1, r1	; 0x01
	I2C_TWDR_REG = Data;
    1362:	e3 e2       	ldi	r30, 0x23	; 35
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	8a 81       	ldd	r24, Y+2	; 0x02
    1368:	80 83       	st	Z, r24
	SET_BIT(I2C_TWCR_REG,7);
    136a:	a6 e5       	ldi	r26, 0x56	; 86
    136c:	b0 e0       	ldi	r27, 0x00	; 0
    136e:	e6 e5       	ldi	r30, 0x56	; 86
    1370:	f0 e0       	ldi	r31, 0x00	; 0
    1372:	80 81       	ld	r24, Z
    1374:	80 68       	ori	r24, 0x80	; 128
    1376:	8c 93       	st	X, r24
	while( (CHECK_BIT(I2C_TWCR_REG,7)) == 0 );
    1378:	e6 e5       	ldi	r30, 0x56	; 86
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	88 23       	and	r24, r24
    1380:	dc f7       	brge	.-10     	; 0x1378 <I2C_Slave_Write_Byte_To_Master_NACK+0x24>
	if( (I2C_TWSR_REG & 0xF8) == 0xC0 ){
    1382:	e1 e2       	ldi	r30, 0x21	; 33
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	80 81       	ld	r24, Z
    1388:	88 2f       	mov	r24, r24
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	88 7f       	andi	r24, 0xF8	; 248
    138e:	90 70       	andi	r25, 0x00	; 0
    1390:	80 3c       	cpi	r24, 0xC0	; 192
    1392:	91 05       	cpc	r25, r1
    1394:	11 f4       	brne	.+4      	; 0x139a <I2C_Slave_Write_Byte_To_Master_NACK+0x46>
		State = OK;
    1396:	81 e0       	ldi	r24, 0x01	; 1
    1398:	89 83       	std	Y+1, r24	; 0x01
	}
	return State;
    139a:	89 81       	ldd	r24, Y+1	; 0x01
}
    139c:	0f 90       	pop	r0
    139e:	0f 90       	pop	r0
    13a0:	cf 91       	pop	r28
    13a2:	df 91       	pop	r29
    13a4:	08 95       	ret

000013a6 <EnableAllInterrupts>:

#include "GlblInterrupt_Interface.h"


void EnableAllInterrupts()
{
    13a6:	df 93       	push	r29
    13a8:	cf 93       	push	r28
    13aa:	cd b7       	in	r28, 0x3d	; 61
    13ac:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(AVR_SREG_REG,I_BIT);
    13ae:	af e5       	ldi	r26, 0x5F	; 95
    13b0:	b0 e0       	ldi	r27, 0x00	; 0
    13b2:	ef e5       	ldi	r30, 0x5F	; 95
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	80 81       	ld	r24, Z
    13b8:	80 68       	ori	r24, 0x80	; 128
    13ba:	8c 93       	st	X, r24
}
    13bc:	cf 91       	pop	r28
    13be:	df 91       	pop	r29
    13c0:	08 95       	ret

000013c2 <DisableAllInterrupts>:
void DisableAllInterrupts()
{
    13c2:	df 93       	push	r29
    13c4:	cf 93       	push	r28
    13c6:	cd b7       	in	r28, 0x3d	; 61
    13c8:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(AVR_SREG_REG,I_BIT);
    13ca:	af e5       	ldi	r26, 0x5F	; 95
    13cc:	b0 e0       	ldi	r27, 0x00	; 0
    13ce:	ef e5       	ldi	r30, 0x5F	; 95
    13d0:	f0 e0       	ldi	r31, 0x00	; 0
    13d2:	80 81       	ld	r24, Z
    13d4:	8f 77       	andi	r24, 0x7F	; 127
    13d6:	8c 93       	st	X, r24
}
    13d8:	cf 91       	pop	r28
    13da:	df 91       	pop	r29
    13dc:	08 95       	ret

000013de <EEPROM_Write>:

#include "Eeprom_Interface.h"


void EEPROM_Write(u16 address,u8 data)
{
    13de:	df 93       	push	r29
    13e0:	cf 93       	push	r28
    13e2:	00 d0       	rcall	.+0      	; 0x13e4 <EEPROM_Write+0x6>
    13e4:	0f 92       	push	r0
    13e6:	cd b7       	in	r28, 0x3d	; 61
    13e8:	de b7       	in	r29, 0x3e	; 62
    13ea:	9a 83       	std	Y+2, r25	; 0x02
    13ec:	89 83       	std	Y+1, r24	; 0x01
    13ee:	6b 83       	std	Y+3, r22	; 0x03
	/* Wait for completion of previous write */
	while(EEPROM_CR_REG & (1<<EEWE))
    13f0:	ec e3       	ldi	r30, 0x3C	; 60
    13f2:	f0 e0       	ldi	r31, 0x00	; 0
    13f4:	80 81       	ld	r24, Z
    13f6:	88 2f       	mov	r24, r24
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	82 70       	andi	r24, 0x02	; 2
    13fc:	90 70       	andi	r25, 0x00	; 0
    13fe:	00 97       	sbiw	r24, 0x00	; 0
    1400:	b9 f7       	brne	.-18     	; 0x13f0 <EEPROM_Write+0x12>
		/*	Do Nothing	*/		;
	/* Set up address and data registers */
	EEPROM_ARL_REG=address;
    1402:	ee e3       	ldi	r30, 0x3E	; 62
    1404:	f0 e0       	ldi	r31, 0x00	; 0
    1406:	89 81       	ldd	r24, Y+1	; 0x01
    1408:	80 83       	st	Z, r24
	EEPROM_ARH_REG = address>>8;
    140a:	ef e3       	ldi	r30, 0x3F	; 63
    140c:	f0 e0       	ldi	r31, 0x00	; 0
    140e:	89 81       	ldd	r24, Y+1	; 0x01
    1410:	9a 81       	ldd	r25, Y+2	; 0x02
    1412:	89 2f       	mov	r24, r25
    1414:	99 27       	eor	r25, r25
    1416:	80 83       	st	Z, r24

	EEPROM_DR_REG = data;
    1418:	ed e3       	ldi	r30, 0x3D	; 61
    141a:	f0 e0       	ldi	r31, 0x00	; 0
    141c:	8b 81       	ldd	r24, Y+3	; 0x03
    141e:	80 83       	st	Z, r24
	/* Write logical one to EEMWE */
	EEPROM_CR_REG |= (1<<EEMWE);
    1420:	ac e3       	ldi	r26, 0x3C	; 60
    1422:	b0 e0       	ldi	r27, 0x00	; 0
    1424:	ec e3       	ldi	r30, 0x3C	; 60
    1426:	f0 e0       	ldi	r31, 0x00	; 0
    1428:	80 81       	ld	r24, Z
    142a:	84 60       	ori	r24, 0x04	; 4
    142c:	8c 93       	st	X, r24
	/* Start eeprom write by setting EEWE */
	EEPROM_CR_REG |= (1<<EEWE);
    142e:	ac e3       	ldi	r26, 0x3C	; 60
    1430:	b0 e0       	ldi	r27, 0x00	; 0
    1432:	ec e3       	ldi	r30, 0x3C	; 60
    1434:	f0 e0       	ldi	r31, 0x00	; 0
    1436:	80 81       	ld	r24, Z
    1438:	82 60       	ori	r24, 0x02	; 2
    143a:	8c 93       	st	X, r24
}
    143c:	0f 90       	pop	r0
    143e:	0f 90       	pop	r0
    1440:	0f 90       	pop	r0
    1442:	cf 91       	pop	r28
    1444:	df 91       	pop	r29
    1446:	08 95       	ret

00001448 <EEPROM_Read>:

u8 EEPROM_Read(u16 address)
{
    1448:	df 93       	push	r29
    144a:	cf 93       	push	r28
    144c:	00 d0       	rcall	.+0      	; 0x144e <EEPROM_Read+0x6>
    144e:	cd b7       	in	r28, 0x3d	; 61
    1450:	de b7       	in	r29, 0x3e	; 62
    1452:	9a 83       	std	Y+2, r25	; 0x02
    1454:	89 83       	std	Y+1, r24	; 0x01
	/* Wait for completion of previous write */
	while(EEPROM_CR_REG & (1<<EEWE));
    1456:	ec e3       	ldi	r30, 0x3C	; 60
    1458:	f0 e0       	ldi	r31, 0x00	; 0
    145a:	80 81       	ld	r24, Z
    145c:	88 2f       	mov	r24, r24
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	82 70       	andi	r24, 0x02	; 2
    1462:	90 70       	andi	r25, 0x00	; 0
    1464:	00 97       	sbiw	r24, 0x00	; 0
    1466:	b9 f7       	brne	.-18     	; 0x1456 <EEPROM_Read+0xe>
	/* Set up address register */
	EEPROM_ARL_REG	=address;
    1468:	ee e3       	ldi	r30, 0x3E	; 62
    146a:	f0 e0       	ldi	r31, 0x00	; 0
    146c:	89 81       	ldd	r24, Y+1	; 0x01
    146e:	80 83       	st	Z, r24
	EEPROM_ARH_REG = address>>8;
    1470:	ef e3       	ldi	r30, 0x3F	; 63
    1472:	f0 e0       	ldi	r31, 0x00	; 0
    1474:	89 81       	ldd	r24, Y+1	; 0x01
    1476:	9a 81       	ldd	r25, Y+2	; 0x02
    1478:	89 2f       	mov	r24, r25
    147a:	99 27       	eor	r25, r25
    147c:	80 83       	st	Z, r24
	/* Start eeprom read by writing EERE */
	EEPROM_CR_REG |= (1<<EERE);
    147e:	ac e3       	ldi	r26, 0x3C	; 60
    1480:	b0 e0       	ldi	r27, 0x00	; 0
    1482:	ec e3       	ldi	r30, 0x3C	; 60
    1484:	f0 e0       	ldi	r31, 0x00	; 0
    1486:	80 81       	ld	r24, Z
    1488:	81 60       	ori	r24, 0x01	; 1
    148a:	8c 93       	st	X, r24
	/* Return data from data register */
	return EEPROM_DR_REG;
    148c:	ed e3       	ldi	r30, 0x3D	; 61
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	80 81       	ld	r24, Z
}
    1492:	0f 90       	pop	r0
    1494:	0f 90       	pop	r0
    1496:	cf 91       	pop	r28
    1498:	df 91       	pop	r29
    149a:	08 95       	ret

0000149c <Dio_ConfigChannel>:
 */

#include "Dio_Interface.h"

void Dio_ConfigChannel(Dio_Port port,Dio_Channel channel, Dio_Direction direction)
{
    149c:	df 93       	push	r29
    149e:	cf 93       	push	r28
    14a0:	00 d0       	rcall	.+0      	; 0x14a2 <Dio_ConfigChannel+0x6>
    14a2:	00 d0       	rcall	.+0      	; 0x14a4 <Dio_ConfigChannel+0x8>
    14a4:	0f 92       	push	r0
    14a6:	cd b7       	in	r28, 0x3d	; 61
    14a8:	de b7       	in	r29, 0x3e	; 62
    14aa:	89 83       	std	Y+1, r24	; 0x01
    14ac:	6a 83       	std	Y+2, r22	; 0x02
    14ae:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
    14b0:	89 81       	ldd	r24, Y+1	; 0x01
    14b2:	28 2f       	mov	r18, r24
    14b4:	30 e0       	ldi	r19, 0x00	; 0
    14b6:	3d 83       	std	Y+5, r19	; 0x05
    14b8:	2c 83       	std	Y+4, r18	; 0x04
    14ba:	8c 81       	ldd	r24, Y+4	; 0x04
    14bc:	9d 81       	ldd	r25, Y+5	; 0x05
    14be:	81 30       	cpi	r24, 0x01	; 1
    14c0:	91 05       	cpc	r25, r1
    14c2:	09 f4       	brne	.+2      	; 0x14c6 <Dio_ConfigChannel+0x2a>
    14c4:	43 c0       	rjmp	.+134    	; 0x154c <Dio_ConfigChannel+0xb0>
    14c6:	2c 81       	ldd	r18, Y+4	; 0x04
    14c8:	3d 81       	ldd	r19, Y+5	; 0x05
    14ca:	22 30       	cpi	r18, 0x02	; 2
    14cc:	31 05       	cpc	r19, r1
    14ce:	2c f4       	brge	.+10     	; 0x14da <Dio_ConfigChannel+0x3e>
    14d0:	8c 81       	ldd	r24, Y+4	; 0x04
    14d2:	9d 81       	ldd	r25, Y+5	; 0x05
    14d4:	00 97       	sbiw	r24, 0x00	; 0
    14d6:	71 f0       	breq	.+28     	; 0x14f4 <Dio_ConfigChannel+0x58>
    14d8:	bc c0       	rjmp	.+376    	; 0x1652 <Dio_ConfigChannel+0x1b6>
    14da:	2c 81       	ldd	r18, Y+4	; 0x04
    14dc:	3d 81       	ldd	r19, Y+5	; 0x05
    14de:	22 30       	cpi	r18, 0x02	; 2
    14e0:	31 05       	cpc	r19, r1
    14e2:	09 f4       	brne	.+2      	; 0x14e6 <Dio_ConfigChannel+0x4a>
    14e4:	5f c0       	rjmp	.+190    	; 0x15a4 <Dio_ConfigChannel+0x108>
    14e6:	8c 81       	ldd	r24, Y+4	; 0x04
    14e8:	9d 81       	ldd	r25, Y+5	; 0x05
    14ea:	83 30       	cpi	r24, 0x03	; 3
    14ec:	91 05       	cpc	r25, r1
    14ee:	09 f4       	brne	.+2      	; 0x14f2 <Dio_ConfigChannel+0x56>
    14f0:	85 c0       	rjmp	.+266    	; 0x15fc <Dio_ConfigChannel+0x160>
    14f2:	af c0       	rjmp	.+350    	; 0x1652 <Dio_ConfigChannel+0x1b6>
	{
	case DIO_PORTA:
		if (direction == INPUT)
    14f4:	8b 81       	ldd	r24, Y+3	; 0x03
    14f6:	88 23       	and	r24, r24
    14f8:	a9 f4       	brne	.+42     	; 0x1524 <Dio_ConfigChannel+0x88>
		{
			CLEAR_BIT(DIO_DDRA_REG,channel);
    14fa:	aa e3       	ldi	r26, 0x3A	; 58
    14fc:	b0 e0       	ldi	r27, 0x00	; 0
    14fe:	ea e3       	ldi	r30, 0x3A	; 58
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	80 81       	ld	r24, Z
    1504:	48 2f       	mov	r20, r24
    1506:	8a 81       	ldd	r24, Y+2	; 0x02
    1508:	28 2f       	mov	r18, r24
    150a:	30 e0       	ldi	r19, 0x00	; 0
    150c:	81 e0       	ldi	r24, 0x01	; 1
    150e:	90 e0       	ldi	r25, 0x00	; 0
    1510:	02 2e       	mov	r0, r18
    1512:	02 c0       	rjmp	.+4      	; 0x1518 <Dio_ConfigChannel+0x7c>
    1514:	88 0f       	add	r24, r24
    1516:	99 1f       	adc	r25, r25
    1518:	0a 94       	dec	r0
    151a:	e2 f7       	brpl	.-8      	; 0x1514 <Dio_ConfigChannel+0x78>
    151c:	80 95       	com	r24
    151e:	84 23       	and	r24, r20
    1520:	8c 93       	st	X, r24
    1522:	97 c0       	rjmp	.+302    	; 0x1652 <Dio_ConfigChannel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRA_REG,channel);
    1524:	aa e3       	ldi	r26, 0x3A	; 58
    1526:	b0 e0       	ldi	r27, 0x00	; 0
    1528:	ea e3       	ldi	r30, 0x3A	; 58
    152a:	f0 e0       	ldi	r31, 0x00	; 0
    152c:	80 81       	ld	r24, Z
    152e:	48 2f       	mov	r20, r24
    1530:	8a 81       	ldd	r24, Y+2	; 0x02
    1532:	28 2f       	mov	r18, r24
    1534:	30 e0       	ldi	r19, 0x00	; 0
    1536:	81 e0       	ldi	r24, 0x01	; 1
    1538:	90 e0       	ldi	r25, 0x00	; 0
    153a:	02 2e       	mov	r0, r18
    153c:	02 c0       	rjmp	.+4      	; 0x1542 <Dio_ConfigChannel+0xa6>
    153e:	88 0f       	add	r24, r24
    1540:	99 1f       	adc	r25, r25
    1542:	0a 94       	dec	r0
    1544:	e2 f7       	brpl	.-8      	; 0x153e <Dio_ConfigChannel+0xa2>
    1546:	84 2b       	or	r24, r20
    1548:	8c 93       	st	X, r24
    154a:	83 c0       	rjmp	.+262    	; 0x1652 <Dio_ConfigChannel+0x1b6>
		}
		break;
	case DIO_PORTB:
		if (direction == INPUT)
    154c:	8b 81       	ldd	r24, Y+3	; 0x03
    154e:	88 23       	and	r24, r24
    1550:	a9 f4       	brne	.+42     	; 0x157c <Dio_ConfigChannel+0xe0>
		{
			CLEAR_BIT(DIO_DDRB_REG,channel);
    1552:	a7 e3       	ldi	r26, 0x37	; 55
    1554:	b0 e0       	ldi	r27, 0x00	; 0
    1556:	e7 e3       	ldi	r30, 0x37	; 55
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	48 2f       	mov	r20, r24
    155e:	8a 81       	ldd	r24, Y+2	; 0x02
    1560:	28 2f       	mov	r18, r24
    1562:	30 e0       	ldi	r19, 0x00	; 0
    1564:	81 e0       	ldi	r24, 0x01	; 1
    1566:	90 e0       	ldi	r25, 0x00	; 0
    1568:	02 2e       	mov	r0, r18
    156a:	02 c0       	rjmp	.+4      	; 0x1570 <Dio_ConfigChannel+0xd4>
    156c:	88 0f       	add	r24, r24
    156e:	99 1f       	adc	r25, r25
    1570:	0a 94       	dec	r0
    1572:	e2 f7       	brpl	.-8      	; 0x156c <Dio_ConfigChannel+0xd0>
    1574:	80 95       	com	r24
    1576:	84 23       	and	r24, r20
    1578:	8c 93       	st	X, r24
    157a:	6b c0       	rjmp	.+214    	; 0x1652 <Dio_ConfigChannel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRB_REG,channel);
    157c:	a7 e3       	ldi	r26, 0x37	; 55
    157e:	b0 e0       	ldi	r27, 0x00	; 0
    1580:	e7 e3       	ldi	r30, 0x37	; 55
    1582:	f0 e0       	ldi	r31, 0x00	; 0
    1584:	80 81       	ld	r24, Z
    1586:	48 2f       	mov	r20, r24
    1588:	8a 81       	ldd	r24, Y+2	; 0x02
    158a:	28 2f       	mov	r18, r24
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	81 e0       	ldi	r24, 0x01	; 1
    1590:	90 e0       	ldi	r25, 0x00	; 0
    1592:	02 2e       	mov	r0, r18
    1594:	02 c0       	rjmp	.+4      	; 0x159a <Dio_ConfigChannel+0xfe>
    1596:	88 0f       	add	r24, r24
    1598:	99 1f       	adc	r25, r25
    159a:	0a 94       	dec	r0
    159c:	e2 f7       	brpl	.-8      	; 0x1596 <Dio_ConfigChannel+0xfa>
    159e:	84 2b       	or	r24, r20
    15a0:	8c 93       	st	X, r24
    15a2:	57 c0       	rjmp	.+174    	; 0x1652 <Dio_ConfigChannel+0x1b6>
		}
		break;
	case DIO_PORTC:
		if (direction == INPUT)
    15a4:	8b 81       	ldd	r24, Y+3	; 0x03
    15a6:	88 23       	and	r24, r24
    15a8:	a9 f4       	brne	.+42     	; 0x15d4 <Dio_ConfigChannel+0x138>
		{
			CLEAR_BIT(DIO_DDRC_REG,channel);
    15aa:	a4 e3       	ldi	r26, 0x34	; 52
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	e4 e3       	ldi	r30, 0x34	; 52
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	48 2f       	mov	r20, r24
    15b6:	8a 81       	ldd	r24, Y+2	; 0x02
    15b8:	28 2f       	mov	r18, r24
    15ba:	30 e0       	ldi	r19, 0x00	; 0
    15bc:	81 e0       	ldi	r24, 0x01	; 1
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	02 2e       	mov	r0, r18
    15c2:	02 c0       	rjmp	.+4      	; 0x15c8 <Dio_ConfigChannel+0x12c>
    15c4:	88 0f       	add	r24, r24
    15c6:	99 1f       	adc	r25, r25
    15c8:	0a 94       	dec	r0
    15ca:	e2 f7       	brpl	.-8      	; 0x15c4 <Dio_ConfigChannel+0x128>
    15cc:	80 95       	com	r24
    15ce:	84 23       	and	r24, r20
    15d0:	8c 93       	st	X, r24
    15d2:	3f c0       	rjmp	.+126    	; 0x1652 <Dio_ConfigChannel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRC_REG,channel);
    15d4:	a4 e3       	ldi	r26, 0x34	; 52
    15d6:	b0 e0       	ldi	r27, 0x00	; 0
    15d8:	e4 e3       	ldi	r30, 0x34	; 52
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	80 81       	ld	r24, Z
    15de:	48 2f       	mov	r20, r24
    15e0:	8a 81       	ldd	r24, Y+2	; 0x02
    15e2:	28 2f       	mov	r18, r24
    15e4:	30 e0       	ldi	r19, 0x00	; 0
    15e6:	81 e0       	ldi	r24, 0x01	; 1
    15e8:	90 e0       	ldi	r25, 0x00	; 0
    15ea:	02 2e       	mov	r0, r18
    15ec:	02 c0       	rjmp	.+4      	; 0x15f2 <Dio_ConfigChannel+0x156>
    15ee:	88 0f       	add	r24, r24
    15f0:	99 1f       	adc	r25, r25
    15f2:	0a 94       	dec	r0
    15f4:	e2 f7       	brpl	.-8      	; 0x15ee <Dio_ConfigChannel+0x152>
    15f6:	84 2b       	or	r24, r20
    15f8:	8c 93       	st	X, r24
    15fa:	2b c0       	rjmp	.+86     	; 0x1652 <Dio_ConfigChannel+0x1b6>
		}
		break;
	case DIO_PORTD:
		if (direction == INPUT)
    15fc:	8b 81       	ldd	r24, Y+3	; 0x03
    15fe:	88 23       	and	r24, r24
    1600:	a9 f4       	brne	.+42     	; 0x162c <Dio_ConfigChannel+0x190>
		{
			CLEAR_BIT(DIO_DDRD_REG,channel);
    1602:	a1 e3       	ldi	r26, 0x31	; 49
    1604:	b0 e0       	ldi	r27, 0x00	; 0
    1606:	e1 e3       	ldi	r30, 0x31	; 49
    1608:	f0 e0       	ldi	r31, 0x00	; 0
    160a:	80 81       	ld	r24, Z
    160c:	48 2f       	mov	r20, r24
    160e:	8a 81       	ldd	r24, Y+2	; 0x02
    1610:	28 2f       	mov	r18, r24
    1612:	30 e0       	ldi	r19, 0x00	; 0
    1614:	81 e0       	ldi	r24, 0x01	; 1
    1616:	90 e0       	ldi	r25, 0x00	; 0
    1618:	02 2e       	mov	r0, r18
    161a:	02 c0       	rjmp	.+4      	; 0x1620 <Dio_ConfigChannel+0x184>
    161c:	88 0f       	add	r24, r24
    161e:	99 1f       	adc	r25, r25
    1620:	0a 94       	dec	r0
    1622:	e2 f7       	brpl	.-8      	; 0x161c <Dio_ConfigChannel+0x180>
    1624:	80 95       	com	r24
    1626:	84 23       	and	r24, r20
    1628:	8c 93       	st	X, r24
    162a:	13 c0       	rjmp	.+38     	; 0x1652 <Dio_ConfigChannel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRD_REG,channel);
    162c:	a1 e3       	ldi	r26, 0x31	; 49
    162e:	b0 e0       	ldi	r27, 0x00	; 0
    1630:	e1 e3       	ldi	r30, 0x31	; 49
    1632:	f0 e0       	ldi	r31, 0x00	; 0
    1634:	80 81       	ld	r24, Z
    1636:	48 2f       	mov	r20, r24
    1638:	8a 81       	ldd	r24, Y+2	; 0x02
    163a:	28 2f       	mov	r18, r24
    163c:	30 e0       	ldi	r19, 0x00	; 0
    163e:	81 e0       	ldi	r24, 0x01	; 1
    1640:	90 e0       	ldi	r25, 0x00	; 0
    1642:	02 2e       	mov	r0, r18
    1644:	02 c0       	rjmp	.+4      	; 0x164a <Dio_ConfigChannel+0x1ae>
    1646:	88 0f       	add	r24, r24
    1648:	99 1f       	adc	r25, r25
    164a:	0a 94       	dec	r0
    164c:	e2 f7       	brpl	.-8      	; 0x1646 <Dio_ConfigChannel+0x1aa>
    164e:	84 2b       	or	r24, r20
    1650:	8c 93       	st	X, r24
		}
		break;
	}
}
    1652:	0f 90       	pop	r0
    1654:	0f 90       	pop	r0
    1656:	0f 90       	pop	r0
    1658:	0f 90       	pop	r0
    165a:	0f 90       	pop	r0
    165c:	cf 91       	pop	r28
    165e:	df 91       	pop	r29
    1660:	08 95       	ret

00001662 <Dio_WriteChannel>:
void Dio_WriteChannel(Dio_Port port,Dio_Channel channel, Dio_Level level)
{
    1662:	df 93       	push	r29
    1664:	cf 93       	push	r28
    1666:	00 d0       	rcall	.+0      	; 0x1668 <Dio_WriteChannel+0x6>
    1668:	00 d0       	rcall	.+0      	; 0x166a <Dio_WriteChannel+0x8>
    166a:	0f 92       	push	r0
    166c:	cd b7       	in	r28, 0x3d	; 61
    166e:	de b7       	in	r29, 0x3e	; 62
    1670:	89 83       	std	Y+1, r24	; 0x01
    1672:	6a 83       	std	Y+2, r22	; 0x02
    1674:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
    1676:	89 81       	ldd	r24, Y+1	; 0x01
    1678:	28 2f       	mov	r18, r24
    167a:	30 e0       	ldi	r19, 0x00	; 0
    167c:	3d 83       	std	Y+5, r19	; 0x05
    167e:	2c 83       	std	Y+4, r18	; 0x04
    1680:	8c 81       	ldd	r24, Y+4	; 0x04
    1682:	9d 81       	ldd	r25, Y+5	; 0x05
    1684:	81 30       	cpi	r24, 0x01	; 1
    1686:	91 05       	cpc	r25, r1
    1688:	09 f4       	brne	.+2      	; 0x168c <Dio_WriteChannel+0x2a>
    168a:	43 c0       	rjmp	.+134    	; 0x1712 <Dio_WriteChannel+0xb0>
    168c:	2c 81       	ldd	r18, Y+4	; 0x04
    168e:	3d 81       	ldd	r19, Y+5	; 0x05
    1690:	22 30       	cpi	r18, 0x02	; 2
    1692:	31 05       	cpc	r19, r1
    1694:	2c f4       	brge	.+10     	; 0x16a0 <Dio_WriteChannel+0x3e>
    1696:	8c 81       	ldd	r24, Y+4	; 0x04
    1698:	9d 81       	ldd	r25, Y+5	; 0x05
    169a:	00 97       	sbiw	r24, 0x00	; 0
    169c:	71 f0       	breq	.+28     	; 0x16ba <Dio_WriteChannel+0x58>
    169e:	bc c0       	rjmp	.+376    	; 0x1818 <Dio_WriteChannel+0x1b6>
    16a0:	2c 81       	ldd	r18, Y+4	; 0x04
    16a2:	3d 81       	ldd	r19, Y+5	; 0x05
    16a4:	22 30       	cpi	r18, 0x02	; 2
    16a6:	31 05       	cpc	r19, r1
    16a8:	09 f4       	brne	.+2      	; 0x16ac <Dio_WriteChannel+0x4a>
    16aa:	5f c0       	rjmp	.+190    	; 0x176a <Dio_WriteChannel+0x108>
    16ac:	8c 81       	ldd	r24, Y+4	; 0x04
    16ae:	9d 81       	ldd	r25, Y+5	; 0x05
    16b0:	83 30       	cpi	r24, 0x03	; 3
    16b2:	91 05       	cpc	r25, r1
    16b4:	09 f4       	brne	.+2      	; 0x16b8 <Dio_WriteChannel+0x56>
    16b6:	85 c0       	rjmp	.+266    	; 0x17c2 <Dio_WriteChannel+0x160>
    16b8:	af c0       	rjmp	.+350    	; 0x1818 <Dio_WriteChannel+0x1b6>
	{
	case DIO_PORTA:
		if (level == STD_LOW)
    16ba:	8b 81       	ldd	r24, Y+3	; 0x03
    16bc:	88 23       	and	r24, r24
    16be:	a9 f4       	brne	.+42     	; 0x16ea <Dio_WriteChannel+0x88>
		{
			CLEAR_BIT(DIO_PORTA_REG,channel);
    16c0:	ab e3       	ldi	r26, 0x3B	; 59
    16c2:	b0 e0       	ldi	r27, 0x00	; 0
    16c4:	eb e3       	ldi	r30, 0x3B	; 59
    16c6:	f0 e0       	ldi	r31, 0x00	; 0
    16c8:	80 81       	ld	r24, Z
    16ca:	48 2f       	mov	r20, r24
    16cc:	8a 81       	ldd	r24, Y+2	; 0x02
    16ce:	28 2f       	mov	r18, r24
    16d0:	30 e0       	ldi	r19, 0x00	; 0
    16d2:	81 e0       	ldi	r24, 0x01	; 1
    16d4:	90 e0       	ldi	r25, 0x00	; 0
    16d6:	02 2e       	mov	r0, r18
    16d8:	02 c0       	rjmp	.+4      	; 0x16de <Dio_WriteChannel+0x7c>
    16da:	88 0f       	add	r24, r24
    16dc:	99 1f       	adc	r25, r25
    16de:	0a 94       	dec	r0
    16e0:	e2 f7       	brpl	.-8      	; 0x16da <Dio_WriteChannel+0x78>
    16e2:	80 95       	com	r24
    16e4:	84 23       	and	r24, r20
    16e6:	8c 93       	st	X, r24
    16e8:	97 c0       	rjmp	.+302    	; 0x1818 <Dio_WriteChannel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_PORTA_REG,channel);
    16ea:	ab e3       	ldi	r26, 0x3B	; 59
    16ec:	b0 e0       	ldi	r27, 0x00	; 0
    16ee:	eb e3       	ldi	r30, 0x3B	; 59
    16f0:	f0 e0       	ldi	r31, 0x00	; 0
    16f2:	80 81       	ld	r24, Z
    16f4:	48 2f       	mov	r20, r24
    16f6:	8a 81       	ldd	r24, Y+2	; 0x02
    16f8:	28 2f       	mov	r18, r24
    16fa:	30 e0       	ldi	r19, 0x00	; 0
    16fc:	81 e0       	ldi	r24, 0x01	; 1
    16fe:	90 e0       	ldi	r25, 0x00	; 0
    1700:	02 2e       	mov	r0, r18
    1702:	02 c0       	rjmp	.+4      	; 0x1708 <Dio_WriteChannel+0xa6>
    1704:	88 0f       	add	r24, r24
    1706:	99 1f       	adc	r25, r25
    1708:	0a 94       	dec	r0
    170a:	e2 f7       	brpl	.-8      	; 0x1704 <Dio_WriteChannel+0xa2>
    170c:	84 2b       	or	r24, r20
    170e:	8c 93       	st	X, r24
    1710:	83 c0       	rjmp	.+262    	; 0x1818 <Dio_WriteChannel+0x1b6>
		}
		break;
	case DIO_PORTB:
		if (level == STD_LOW)
    1712:	8b 81       	ldd	r24, Y+3	; 0x03
    1714:	88 23       	and	r24, r24
    1716:	a9 f4       	brne	.+42     	; 0x1742 <Dio_WriteChannel+0xe0>
		{
			CLEAR_BIT(DIO_PORTB_REG,channel);
    1718:	a8 e3       	ldi	r26, 0x38	; 56
    171a:	b0 e0       	ldi	r27, 0x00	; 0
    171c:	e8 e3       	ldi	r30, 0x38	; 56
    171e:	f0 e0       	ldi	r31, 0x00	; 0
    1720:	80 81       	ld	r24, Z
    1722:	48 2f       	mov	r20, r24
    1724:	8a 81       	ldd	r24, Y+2	; 0x02
    1726:	28 2f       	mov	r18, r24
    1728:	30 e0       	ldi	r19, 0x00	; 0
    172a:	81 e0       	ldi	r24, 0x01	; 1
    172c:	90 e0       	ldi	r25, 0x00	; 0
    172e:	02 2e       	mov	r0, r18
    1730:	02 c0       	rjmp	.+4      	; 0x1736 <Dio_WriteChannel+0xd4>
    1732:	88 0f       	add	r24, r24
    1734:	99 1f       	adc	r25, r25
    1736:	0a 94       	dec	r0
    1738:	e2 f7       	brpl	.-8      	; 0x1732 <Dio_WriteChannel+0xd0>
    173a:	80 95       	com	r24
    173c:	84 23       	and	r24, r20
    173e:	8c 93       	st	X, r24
    1740:	6b c0       	rjmp	.+214    	; 0x1818 <Dio_WriteChannel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_PORTB_REG,channel);
    1742:	a8 e3       	ldi	r26, 0x38	; 56
    1744:	b0 e0       	ldi	r27, 0x00	; 0
    1746:	e8 e3       	ldi	r30, 0x38	; 56
    1748:	f0 e0       	ldi	r31, 0x00	; 0
    174a:	80 81       	ld	r24, Z
    174c:	48 2f       	mov	r20, r24
    174e:	8a 81       	ldd	r24, Y+2	; 0x02
    1750:	28 2f       	mov	r18, r24
    1752:	30 e0       	ldi	r19, 0x00	; 0
    1754:	81 e0       	ldi	r24, 0x01	; 1
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	02 2e       	mov	r0, r18
    175a:	02 c0       	rjmp	.+4      	; 0x1760 <Dio_WriteChannel+0xfe>
    175c:	88 0f       	add	r24, r24
    175e:	99 1f       	adc	r25, r25
    1760:	0a 94       	dec	r0
    1762:	e2 f7       	brpl	.-8      	; 0x175c <Dio_WriteChannel+0xfa>
    1764:	84 2b       	or	r24, r20
    1766:	8c 93       	st	X, r24
    1768:	57 c0       	rjmp	.+174    	; 0x1818 <Dio_WriteChannel+0x1b6>
		}
		break;
	case DIO_PORTC:
		if (level == STD_LOW)
    176a:	8b 81       	ldd	r24, Y+3	; 0x03
    176c:	88 23       	and	r24, r24
    176e:	a9 f4       	brne	.+42     	; 0x179a <Dio_WriteChannel+0x138>
		{
			CLEAR_BIT(DIO_PORTC_REG,channel);
    1770:	a5 e3       	ldi	r26, 0x35	; 53
    1772:	b0 e0       	ldi	r27, 0x00	; 0
    1774:	e5 e3       	ldi	r30, 0x35	; 53
    1776:	f0 e0       	ldi	r31, 0x00	; 0
    1778:	80 81       	ld	r24, Z
    177a:	48 2f       	mov	r20, r24
    177c:	8a 81       	ldd	r24, Y+2	; 0x02
    177e:	28 2f       	mov	r18, r24
    1780:	30 e0       	ldi	r19, 0x00	; 0
    1782:	81 e0       	ldi	r24, 0x01	; 1
    1784:	90 e0       	ldi	r25, 0x00	; 0
    1786:	02 2e       	mov	r0, r18
    1788:	02 c0       	rjmp	.+4      	; 0x178e <Dio_WriteChannel+0x12c>
    178a:	88 0f       	add	r24, r24
    178c:	99 1f       	adc	r25, r25
    178e:	0a 94       	dec	r0
    1790:	e2 f7       	brpl	.-8      	; 0x178a <Dio_WriteChannel+0x128>
    1792:	80 95       	com	r24
    1794:	84 23       	and	r24, r20
    1796:	8c 93       	st	X, r24
    1798:	3f c0       	rjmp	.+126    	; 0x1818 <Dio_WriteChannel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_PORTC_REG,channel);
    179a:	a5 e3       	ldi	r26, 0x35	; 53
    179c:	b0 e0       	ldi	r27, 0x00	; 0
    179e:	e5 e3       	ldi	r30, 0x35	; 53
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	80 81       	ld	r24, Z
    17a4:	48 2f       	mov	r20, r24
    17a6:	8a 81       	ldd	r24, Y+2	; 0x02
    17a8:	28 2f       	mov	r18, r24
    17aa:	30 e0       	ldi	r19, 0x00	; 0
    17ac:	81 e0       	ldi	r24, 0x01	; 1
    17ae:	90 e0       	ldi	r25, 0x00	; 0
    17b0:	02 2e       	mov	r0, r18
    17b2:	02 c0       	rjmp	.+4      	; 0x17b8 <Dio_WriteChannel+0x156>
    17b4:	88 0f       	add	r24, r24
    17b6:	99 1f       	adc	r25, r25
    17b8:	0a 94       	dec	r0
    17ba:	e2 f7       	brpl	.-8      	; 0x17b4 <Dio_WriteChannel+0x152>
    17bc:	84 2b       	or	r24, r20
    17be:	8c 93       	st	X, r24
    17c0:	2b c0       	rjmp	.+86     	; 0x1818 <Dio_WriteChannel+0x1b6>
		}
		break;
	case DIO_PORTD:
		if (level == STD_LOW)
    17c2:	8b 81       	ldd	r24, Y+3	; 0x03
    17c4:	88 23       	and	r24, r24
    17c6:	a9 f4       	brne	.+42     	; 0x17f2 <Dio_WriteChannel+0x190>
		{
			CLEAR_BIT(DIO_PORTD_REG,channel);
    17c8:	a2 e3       	ldi	r26, 0x32	; 50
    17ca:	b0 e0       	ldi	r27, 0x00	; 0
    17cc:	e2 e3       	ldi	r30, 0x32	; 50
    17ce:	f0 e0       	ldi	r31, 0x00	; 0
    17d0:	80 81       	ld	r24, Z
    17d2:	48 2f       	mov	r20, r24
    17d4:	8a 81       	ldd	r24, Y+2	; 0x02
    17d6:	28 2f       	mov	r18, r24
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	81 e0       	ldi	r24, 0x01	; 1
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	02 2e       	mov	r0, r18
    17e0:	02 c0       	rjmp	.+4      	; 0x17e6 <Dio_WriteChannel+0x184>
    17e2:	88 0f       	add	r24, r24
    17e4:	99 1f       	adc	r25, r25
    17e6:	0a 94       	dec	r0
    17e8:	e2 f7       	brpl	.-8      	; 0x17e2 <Dio_WriteChannel+0x180>
    17ea:	80 95       	com	r24
    17ec:	84 23       	and	r24, r20
    17ee:	8c 93       	st	X, r24
    17f0:	13 c0       	rjmp	.+38     	; 0x1818 <Dio_WriteChannel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_PORTD_REG,channel);
    17f2:	a2 e3       	ldi	r26, 0x32	; 50
    17f4:	b0 e0       	ldi	r27, 0x00	; 0
    17f6:	e2 e3       	ldi	r30, 0x32	; 50
    17f8:	f0 e0       	ldi	r31, 0x00	; 0
    17fa:	80 81       	ld	r24, Z
    17fc:	48 2f       	mov	r20, r24
    17fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1800:	28 2f       	mov	r18, r24
    1802:	30 e0       	ldi	r19, 0x00	; 0
    1804:	81 e0       	ldi	r24, 0x01	; 1
    1806:	90 e0       	ldi	r25, 0x00	; 0
    1808:	02 2e       	mov	r0, r18
    180a:	02 c0       	rjmp	.+4      	; 0x1810 <Dio_WriteChannel+0x1ae>
    180c:	88 0f       	add	r24, r24
    180e:	99 1f       	adc	r25, r25
    1810:	0a 94       	dec	r0
    1812:	e2 f7       	brpl	.-8      	; 0x180c <Dio_WriteChannel+0x1aa>
    1814:	84 2b       	or	r24, r20
    1816:	8c 93       	st	X, r24
		}
		break;
	}
}
    1818:	0f 90       	pop	r0
    181a:	0f 90       	pop	r0
    181c:	0f 90       	pop	r0
    181e:	0f 90       	pop	r0
    1820:	0f 90       	pop	r0
    1822:	cf 91       	pop	r28
    1824:	df 91       	pop	r29
    1826:	08 95       	ret

00001828 <Dio_FlipChannel>:
void Dio_FlipChannel(Dio_Port port,Dio_Channel channel)
{
    1828:	df 93       	push	r29
    182a:	cf 93       	push	r28
    182c:	00 d0       	rcall	.+0      	; 0x182e <Dio_FlipChannel+0x6>
    182e:	00 d0       	rcall	.+0      	; 0x1830 <Dio_FlipChannel+0x8>
    1830:	cd b7       	in	r28, 0x3d	; 61
    1832:	de b7       	in	r29, 0x3e	; 62
    1834:	89 83       	std	Y+1, r24	; 0x01
    1836:	6a 83       	std	Y+2, r22	; 0x02
	switch (port)
    1838:	89 81       	ldd	r24, Y+1	; 0x01
    183a:	28 2f       	mov	r18, r24
    183c:	30 e0       	ldi	r19, 0x00	; 0
    183e:	3c 83       	std	Y+4, r19	; 0x04
    1840:	2b 83       	std	Y+3, r18	; 0x03
    1842:	8b 81       	ldd	r24, Y+3	; 0x03
    1844:	9c 81       	ldd	r25, Y+4	; 0x04
    1846:	81 30       	cpi	r24, 0x01	; 1
    1848:	91 05       	cpc	r25, r1
    184a:	49 f1       	breq	.+82     	; 0x189e <Dio_FlipChannel+0x76>
    184c:	2b 81       	ldd	r18, Y+3	; 0x03
    184e:	3c 81       	ldd	r19, Y+4	; 0x04
    1850:	22 30       	cpi	r18, 0x02	; 2
    1852:	31 05       	cpc	r19, r1
    1854:	2c f4       	brge	.+10     	; 0x1860 <Dio_FlipChannel+0x38>
    1856:	8b 81       	ldd	r24, Y+3	; 0x03
    1858:	9c 81       	ldd	r25, Y+4	; 0x04
    185a:	00 97       	sbiw	r24, 0x00	; 0
    185c:	61 f0       	breq	.+24     	; 0x1876 <Dio_FlipChannel+0x4e>
    185e:	5a c0       	rjmp	.+180    	; 0x1914 <Dio_FlipChannel+0xec>
    1860:	2b 81       	ldd	r18, Y+3	; 0x03
    1862:	3c 81       	ldd	r19, Y+4	; 0x04
    1864:	22 30       	cpi	r18, 0x02	; 2
    1866:	31 05       	cpc	r19, r1
    1868:	71 f1       	breq	.+92     	; 0x18c6 <Dio_FlipChannel+0x9e>
    186a:	8b 81       	ldd	r24, Y+3	; 0x03
    186c:	9c 81       	ldd	r25, Y+4	; 0x04
    186e:	83 30       	cpi	r24, 0x03	; 3
    1870:	91 05       	cpc	r25, r1
    1872:	e9 f1       	breq	.+122    	; 0x18ee <Dio_FlipChannel+0xc6>
    1874:	4f c0       	rjmp	.+158    	; 0x1914 <Dio_FlipChannel+0xec>
	{
	case DIO_PORTA:
		TOGGLE_BIT(DIO_PORTA_REG,channel);
    1876:	ab e3       	ldi	r26, 0x3B	; 59
    1878:	b0 e0       	ldi	r27, 0x00	; 0
    187a:	eb e3       	ldi	r30, 0x3B	; 59
    187c:	f0 e0       	ldi	r31, 0x00	; 0
    187e:	80 81       	ld	r24, Z
    1880:	48 2f       	mov	r20, r24
    1882:	8a 81       	ldd	r24, Y+2	; 0x02
    1884:	28 2f       	mov	r18, r24
    1886:	30 e0       	ldi	r19, 0x00	; 0
    1888:	81 e0       	ldi	r24, 0x01	; 1
    188a:	90 e0       	ldi	r25, 0x00	; 0
    188c:	02 2e       	mov	r0, r18
    188e:	02 c0       	rjmp	.+4      	; 0x1894 <Dio_FlipChannel+0x6c>
    1890:	88 0f       	add	r24, r24
    1892:	99 1f       	adc	r25, r25
    1894:	0a 94       	dec	r0
    1896:	e2 f7       	brpl	.-8      	; 0x1890 <Dio_FlipChannel+0x68>
    1898:	84 27       	eor	r24, r20
    189a:	8c 93       	st	X, r24
    189c:	3b c0       	rjmp	.+118    	; 0x1914 <Dio_FlipChannel+0xec>
		break;
	case DIO_PORTB:
		TOGGLE_BIT(DIO_PORTB_REG,channel);
    189e:	a8 e3       	ldi	r26, 0x38	; 56
    18a0:	b0 e0       	ldi	r27, 0x00	; 0
    18a2:	e8 e3       	ldi	r30, 0x38	; 56
    18a4:	f0 e0       	ldi	r31, 0x00	; 0
    18a6:	80 81       	ld	r24, Z
    18a8:	48 2f       	mov	r20, r24
    18aa:	8a 81       	ldd	r24, Y+2	; 0x02
    18ac:	28 2f       	mov	r18, r24
    18ae:	30 e0       	ldi	r19, 0x00	; 0
    18b0:	81 e0       	ldi	r24, 0x01	; 1
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	02 2e       	mov	r0, r18
    18b6:	02 c0       	rjmp	.+4      	; 0x18bc <Dio_FlipChannel+0x94>
    18b8:	88 0f       	add	r24, r24
    18ba:	99 1f       	adc	r25, r25
    18bc:	0a 94       	dec	r0
    18be:	e2 f7       	brpl	.-8      	; 0x18b8 <Dio_FlipChannel+0x90>
    18c0:	84 27       	eor	r24, r20
    18c2:	8c 93       	st	X, r24
    18c4:	27 c0       	rjmp	.+78     	; 0x1914 <Dio_FlipChannel+0xec>
		break;
	case DIO_PORTC:
		TOGGLE_BIT(DIO_PORTC_REG,channel);
    18c6:	a5 e3       	ldi	r26, 0x35	; 53
    18c8:	b0 e0       	ldi	r27, 0x00	; 0
    18ca:	e5 e3       	ldi	r30, 0x35	; 53
    18cc:	f0 e0       	ldi	r31, 0x00	; 0
    18ce:	80 81       	ld	r24, Z
    18d0:	48 2f       	mov	r20, r24
    18d2:	8a 81       	ldd	r24, Y+2	; 0x02
    18d4:	28 2f       	mov	r18, r24
    18d6:	30 e0       	ldi	r19, 0x00	; 0
    18d8:	81 e0       	ldi	r24, 0x01	; 1
    18da:	90 e0       	ldi	r25, 0x00	; 0
    18dc:	02 2e       	mov	r0, r18
    18de:	02 c0       	rjmp	.+4      	; 0x18e4 <Dio_FlipChannel+0xbc>
    18e0:	88 0f       	add	r24, r24
    18e2:	99 1f       	adc	r25, r25
    18e4:	0a 94       	dec	r0
    18e6:	e2 f7       	brpl	.-8      	; 0x18e0 <Dio_FlipChannel+0xb8>
    18e8:	84 27       	eor	r24, r20
    18ea:	8c 93       	st	X, r24
    18ec:	13 c0       	rjmp	.+38     	; 0x1914 <Dio_FlipChannel+0xec>
		break;
	case DIO_PORTD:
		TOGGLE_BIT(DIO_PORTD_REG,channel);
    18ee:	a2 e3       	ldi	r26, 0x32	; 50
    18f0:	b0 e0       	ldi	r27, 0x00	; 0
    18f2:	e2 e3       	ldi	r30, 0x32	; 50
    18f4:	f0 e0       	ldi	r31, 0x00	; 0
    18f6:	80 81       	ld	r24, Z
    18f8:	48 2f       	mov	r20, r24
    18fa:	8a 81       	ldd	r24, Y+2	; 0x02
    18fc:	28 2f       	mov	r18, r24
    18fe:	30 e0       	ldi	r19, 0x00	; 0
    1900:	81 e0       	ldi	r24, 0x01	; 1
    1902:	90 e0       	ldi	r25, 0x00	; 0
    1904:	02 2e       	mov	r0, r18
    1906:	02 c0       	rjmp	.+4      	; 0x190c <Dio_FlipChannel+0xe4>
    1908:	88 0f       	add	r24, r24
    190a:	99 1f       	adc	r25, r25
    190c:	0a 94       	dec	r0
    190e:	e2 f7       	brpl	.-8      	; 0x1908 <Dio_FlipChannel+0xe0>
    1910:	84 27       	eor	r24, r20
    1912:	8c 93       	st	X, r24
		break;
	}
}
    1914:	0f 90       	pop	r0
    1916:	0f 90       	pop	r0
    1918:	0f 90       	pop	r0
    191a:	0f 90       	pop	r0
    191c:	cf 91       	pop	r28
    191e:	df 91       	pop	r29
    1920:	08 95       	ret

00001922 <Dio_ReadChannel>:
Dio_Level Dio_ReadChannel(Dio_Port port,Dio_Channel channel)
{
    1922:	df 93       	push	r29
    1924:	cf 93       	push	r28
    1926:	00 d0       	rcall	.+0      	; 0x1928 <Dio_ReadChannel+0x6>
    1928:	00 d0       	rcall	.+0      	; 0x192a <Dio_ReadChannel+0x8>
    192a:	0f 92       	push	r0
    192c:	cd b7       	in	r28, 0x3d	; 61
    192e:	de b7       	in	r29, 0x3e	; 62
    1930:	8a 83       	std	Y+2, r24	; 0x02
    1932:	6b 83       	std	Y+3, r22	; 0x03
	Dio_Level ret_level;
	switch (port)
    1934:	8a 81       	ldd	r24, Y+2	; 0x02
    1936:	28 2f       	mov	r18, r24
    1938:	30 e0       	ldi	r19, 0x00	; 0
    193a:	3d 83       	std	Y+5, r19	; 0x05
    193c:	2c 83       	std	Y+4, r18	; 0x04
    193e:	4c 81       	ldd	r20, Y+4	; 0x04
    1940:	5d 81       	ldd	r21, Y+5	; 0x05
    1942:	41 30       	cpi	r20, 0x01	; 1
    1944:	51 05       	cpc	r21, r1
    1946:	41 f1       	breq	.+80     	; 0x1998 <Dio_ReadChannel+0x76>
    1948:	8c 81       	ldd	r24, Y+4	; 0x04
    194a:	9d 81       	ldd	r25, Y+5	; 0x05
    194c:	82 30       	cpi	r24, 0x02	; 2
    194e:	91 05       	cpc	r25, r1
    1950:	34 f4       	brge	.+12     	; 0x195e <Dio_ReadChannel+0x3c>
    1952:	2c 81       	ldd	r18, Y+4	; 0x04
    1954:	3d 81       	ldd	r19, Y+5	; 0x05
    1956:	21 15       	cp	r18, r1
    1958:	31 05       	cpc	r19, r1
    195a:	61 f0       	breq	.+24     	; 0x1974 <Dio_ReadChannel+0x52>
    195c:	52 c0       	rjmp	.+164    	; 0x1a02 <Dio_ReadChannel+0xe0>
    195e:	4c 81       	ldd	r20, Y+4	; 0x04
    1960:	5d 81       	ldd	r21, Y+5	; 0x05
    1962:	42 30       	cpi	r20, 0x02	; 2
    1964:	51 05       	cpc	r21, r1
    1966:	51 f1       	breq	.+84     	; 0x19bc <Dio_ReadChannel+0x9a>
    1968:	8c 81       	ldd	r24, Y+4	; 0x04
    196a:	9d 81       	ldd	r25, Y+5	; 0x05
    196c:	83 30       	cpi	r24, 0x03	; 3
    196e:	91 05       	cpc	r25, r1
    1970:	b9 f1       	breq	.+110    	; 0x19e0 <Dio_ReadChannel+0xbe>
    1972:	47 c0       	rjmp	.+142    	; 0x1a02 <Dio_ReadChannel+0xe0>
	{
	case DIO_PORTA:
		ret_level = CHECK_BIT(DIO_PINA_REG,channel);
    1974:	e9 e3       	ldi	r30, 0x39	; 57
    1976:	f0 e0       	ldi	r31, 0x00	; 0
    1978:	80 81       	ld	r24, Z
    197a:	28 2f       	mov	r18, r24
    197c:	30 e0       	ldi	r19, 0x00	; 0
    197e:	8b 81       	ldd	r24, Y+3	; 0x03
    1980:	88 2f       	mov	r24, r24
    1982:	90 e0       	ldi	r25, 0x00	; 0
    1984:	a9 01       	movw	r20, r18
    1986:	02 c0       	rjmp	.+4      	; 0x198c <Dio_ReadChannel+0x6a>
    1988:	55 95       	asr	r21
    198a:	47 95       	ror	r20
    198c:	8a 95       	dec	r24
    198e:	e2 f7       	brpl	.-8      	; 0x1988 <Dio_ReadChannel+0x66>
    1990:	ca 01       	movw	r24, r20
    1992:	81 70       	andi	r24, 0x01	; 1
    1994:	89 83       	std	Y+1, r24	; 0x01
    1996:	35 c0       	rjmp	.+106    	; 0x1a02 <Dio_ReadChannel+0xe0>
		break;
	case DIO_PORTB:
		ret_level = CHECK_BIT(DIO_PINB_REG,channel);
    1998:	e6 e3       	ldi	r30, 0x36	; 54
    199a:	f0 e0       	ldi	r31, 0x00	; 0
    199c:	80 81       	ld	r24, Z
    199e:	28 2f       	mov	r18, r24
    19a0:	30 e0       	ldi	r19, 0x00	; 0
    19a2:	8b 81       	ldd	r24, Y+3	; 0x03
    19a4:	88 2f       	mov	r24, r24
    19a6:	90 e0       	ldi	r25, 0x00	; 0
    19a8:	a9 01       	movw	r20, r18
    19aa:	02 c0       	rjmp	.+4      	; 0x19b0 <Dio_ReadChannel+0x8e>
    19ac:	55 95       	asr	r21
    19ae:	47 95       	ror	r20
    19b0:	8a 95       	dec	r24
    19b2:	e2 f7       	brpl	.-8      	; 0x19ac <Dio_ReadChannel+0x8a>
    19b4:	ca 01       	movw	r24, r20
    19b6:	81 70       	andi	r24, 0x01	; 1
    19b8:	89 83       	std	Y+1, r24	; 0x01
    19ba:	23 c0       	rjmp	.+70     	; 0x1a02 <Dio_ReadChannel+0xe0>
		break;
	case DIO_PORTC:
		ret_level = CHECK_BIT(DIO_PINC_REG,channel);
    19bc:	e3 e3       	ldi	r30, 0x33	; 51
    19be:	f0 e0       	ldi	r31, 0x00	; 0
    19c0:	80 81       	ld	r24, Z
    19c2:	28 2f       	mov	r18, r24
    19c4:	30 e0       	ldi	r19, 0x00	; 0
    19c6:	8b 81       	ldd	r24, Y+3	; 0x03
    19c8:	88 2f       	mov	r24, r24
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	a9 01       	movw	r20, r18
    19ce:	02 c0       	rjmp	.+4      	; 0x19d4 <Dio_ReadChannel+0xb2>
    19d0:	55 95       	asr	r21
    19d2:	47 95       	ror	r20
    19d4:	8a 95       	dec	r24
    19d6:	e2 f7       	brpl	.-8      	; 0x19d0 <Dio_ReadChannel+0xae>
    19d8:	ca 01       	movw	r24, r20
    19da:	81 70       	andi	r24, 0x01	; 1
    19dc:	89 83       	std	Y+1, r24	; 0x01
    19de:	11 c0       	rjmp	.+34     	; 0x1a02 <Dio_ReadChannel+0xe0>
		break;
	case DIO_PORTD:
		ret_level = CHECK_BIT(DIO_PIND_REG,channel);
    19e0:	e0 e3       	ldi	r30, 0x30	; 48
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	28 2f       	mov	r18, r24
    19e8:	30 e0       	ldi	r19, 0x00	; 0
    19ea:	8b 81       	ldd	r24, Y+3	; 0x03
    19ec:	88 2f       	mov	r24, r24
    19ee:	90 e0       	ldi	r25, 0x00	; 0
    19f0:	a9 01       	movw	r20, r18
    19f2:	02 c0       	rjmp	.+4      	; 0x19f8 <Dio_ReadChannel+0xd6>
    19f4:	55 95       	asr	r21
    19f6:	47 95       	ror	r20
    19f8:	8a 95       	dec	r24
    19fa:	e2 f7       	brpl	.-8      	; 0x19f4 <Dio_ReadChannel+0xd2>
    19fc:	ca 01       	movw	r24, r20
    19fe:	81 70       	andi	r24, 0x01	; 1
    1a00:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return ret_level;
    1a02:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a04:	0f 90       	pop	r0
    1a06:	0f 90       	pop	r0
    1a08:	0f 90       	pop	r0
    1a0a:	0f 90       	pop	r0
    1a0c:	0f 90       	pop	r0
    1a0e:	cf 91       	pop	r28
    1a10:	df 91       	pop	r29
    1a12:	08 95       	ret

00001a14 <Dio_WriteChannels>:
void Dio_WriteChannels(Dio_Port port,u8 value,u8 mask)
{
    1a14:	df 93       	push	r29
    1a16:	cf 93       	push	r28
    1a18:	00 d0       	rcall	.+0      	; 0x1a1a <Dio_WriteChannels+0x6>
    1a1a:	00 d0       	rcall	.+0      	; 0x1a1c <Dio_WriteChannels+0x8>
    1a1c:	0f 92       	push	r0
    1a1e:	cd b7       	in	r28, 0x3d	; 61
    1a20:	de b7       	in	r29, 0x3e	; 62
    1a22:	89 83       	std	Y+1, r24	; 0x01
    1a24:	6a 83       	std	Y+2, r22	; 0x02
    1a26:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
    1a28:	89 81       	ldd	r24, Y+1	; 0x01
    1a2a:	28 2f       	mov	r18, r24
    1a2c:	30 e0       	ldi	r19, 0x00	; 0
    1a2e:	3d 83       	std	Y+5, r19	; 0x05
    1a30:	2c 83       	std	Y+4, r18	; 0x04
    1a32:	8c 81       	ldd	r24, Y+4	; 0x04
    1a34:	9d 81       	ldd	r25, Y+5	; 0x05
    1a36:	81 30       	cpi	r24, 0x01	; 1
    1a38:	91 05       	cpc	r25, r1
    1a3a:	29 f1       	breq	.+74     	; 0x1a86 <Dio_WriteChannels+0x72>
    1a3c:	2c 81       	ldd	r18, Y+4	; 0x04
    1a3e:	3d 81       	ldd	r19, Y+5	; 0x05
    1a40:	22 30       	cpi	r18, 0x02	; 2
    1a42:	31 05       	cpc	r19, r1
    1a44:	2c f4       	brge	.+10     	; 0x1a50 <Dio_WriteChannels+0x3c>
    1a46:	8c 81       	ldd	r24, Y+4	; 0x04
    1a48:	9d 81       	ldd	r25, Y+5	; 0x05
    1a4a:	00 97       	sbiw	r24, 0x00	; 0
    1a4c:	61 f0       	breq	.+24     	; 0x1a66 <Dio_WriteChannels+0x52>
    1a4e:	4a c0       	rjmp	.+148    	; 0x1ae4 <Dio_WriteChannels+0xd0>
    1a50:	2c 81       	ldd	r18, Y+4	; 0x04
    1a52:	3d 81       	ldd	r19, Y+5	; 0x05
    1a54:	22 30       	cpi	r18, 0x02	; 2
    1a56:	31 05       	cpc	r19, r1
    1a58:	31 f1       	breq	.+76     	; 0x1aa6 <Dio_WriteChannels+0x92>
    1a5a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a5c:	9d 81       	ldd	r25, Y+5	; 0x05
    1a5e:	83 30       	cpi	r24, 0x03	; 3
    1a60:	91 05       	cpc	r25, r1
    1a62:	89 f1       	breq	.+98     	; 0x1ac6 <Dio_WriteChannels+0xb2>
    1a64:	3f c0       	rjmp	.+126    	; 0x1ae4 <Dio_WriteChannels+0xd0>
	{
	case DIO_PORTA:
		DIO_PORTA_REG= (DIO_PORTA_REG & ~mask)|(value & mask);
    1a66:	ab e3       	ldi	r26, 0x3B	; 59
    1a68:	b0 e0       	ldi	r27, 0x00	; 0
    1a6a:	eb e3       	ldi	r30, 0x3B	; 59
    1a6c:	f0 e0       	ldi	r31, 0x00	; 0
    1a6e:	80 81       	ld	r24, Z
    1a70:	98 2f       	mov	r25, r24
    1a72:	8b 81       	ldd	r24, Y+3	; 0x03
    1a74:	80 95       	com	r24
    1a76:	29 2f       	mov	r18, r25
    1a78:	28 23       	and	r18, r24
    1a7a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a7e:	89 23       	and	r24, r25
    1a80:	82 2b       	or	r24, r18
    1a82:	8c 93       	st	X, r24
    1a84:	2f c0       	rjmp	.+94     	; 0x1ae4 <Dio_WriteChannels+0xd0>
		break;
	case DIO_PORTB:
		DIO_PORTB_REG= (DIO_PORTB_REG & ~mask)|(value & mask);
    1a86:	a8 e3       	ldi	r26, 0x38	; 56
    1a88:	b0 e0       	ldi	r27, 0x00	; 0
    1a8a:	e8 e3       	ldi	r30, 0x38	; 56
    1a8c:	f0 e0       	ldi	r31, 0x00	; 0
    1a8e:	80 81       	ld	r24, Z
    1a90:	98 2f       	mov	r25, r24
    1a92:	8b 81       	ldd	r24, Y+3	; 0x03
    1a94:	80 95       	com	r24
    1a96:	29 2f       	mov	r18, r25
    1a98:	28 23       	and	r18, r24
    1a9a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9e:	89 23       	and	r24, r25
    1aa0:	82 2b       	or	r24, r18
    1aa2:	8c 93       	st	X, r24
    1aa4:	1f c0       	rjmp	.+62     	; 0x1ae4 <Dio_WriteChannels+0xd0>
		break;
	case DIO_PORTC:
		DIO_PORTC_REG= (DIO_PORTC_REG & ~mask)|(value & mask);
    1aa6:	a5 e3       	ldi	r26, 0x35	; 53
    1aa8:	b0 e0       	ldi	r27, 0x00	; 0
    1aaa:	e5 e3       	ldi	r30, 0x35	; 53
    1aac:	f0 e0       	ldi	r31, 0x00	; 0
    1aae:	80 81       	ld	r24, Z
    1ab0:	98 2f       	mov	r25, r24
    1ab2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ab4:	80 95       	com	r24
    1ab6:	29 2f       	mov	r18, r25
    1ab8:	28 23       	and	r18, r24
    1aba:	9a 81       	ldd	r25, Y+2	; 0x02
    1abc:	8b 81       	ldd	r24, Y+3	; 0x03
    1abe:	89 23       	and	r24, r25
    1ac0:	82 2b       	or	r24, r18
    1ac2:	8c 93       	st	X, r24
    1ac4:	0f c0       	rjmp	.+30     	; 0x1ae4 <Dio_WriteChannels+0xd0>
		break;
	case DIO_PORTD:
		DIO_PORTD_REG= (DIO_PORTD_REG & ~mask)|(value & mask);
    1ac6:	a2 e3       	ldi	r26, 0x32	; 50
    1ac8:	b0 e0       	ldi	r27, 0x00	; 0
    1aca:	e2 e3       	ldi	r30, 0x32	; 50
    1acc:	f0 e0       	ldi	r31, 0x00	; 0
    1ace:	80 81       	ld	r24, Z
    1ad0:	98 2f       	mov	r25, r24
    1ad2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad4:	80 95       	com	r24
    1ad6:	29 2f       	mov	r18, r25
    1ad8:	28 23       	and	r18, r24
    1ada:	9a 81       	ldd	r25, Y+2	; 0x02
    1adc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ade:	89 23       	and	r24, r25
    1ae0:	82 2b       	or	r24, r18
    1ae2:	8c 93       	st	X, r24
		break;
	}
}
    1ae4:	0f 90       	pop	r0
    1ae6:	0f 90       	pop	r0
    1ae8:	0f 90       	pop	r0
    1aea:	0f 90       	pop	r0
    1aec:	0f 90       	pop	r0
    1aee:	cf 91       	pop	r28
    1af0:	df 91       	pop	r29
    1af2:	08 95       	ret

00001af4 <Dio_ConfigChannels>:
void Dio_ConfigChannels(Dio_Port port,u8 mask,Dio_Direction direction)
{
    1af4:	df 93       	push	r29
    1af6:	cf 93       	push	r28
    1af8:	00 d0       	rcall	.+0      	; 0x1afa <Dio_ConfigChannels+0x6>
    1afa:	00 d0       	rcall	.+0      	; 0x1afc <Dio_ConfigChannels+0x8>
    1afc:	0f 92       	push	r0
    1afe:	cd b7       	in	r28, 0x3d	; 61
    1b00:	de b7       	in	r29, 0x3e	; 62
    1b02:	89 83       	std	Y+1, r24	; 0x01
    1b04:	6a 83       	std	Y+2, r22	; 0x02
    1b06:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
    1b08:	89 81       	ldd	r24, Y+1	; 0x01
    1b0a:	28 2f       	mov	r18, r24
    1b0c:	30 e0       	ldi	r19, 0x00	; 0
    1b0e:	3d 83       	std	Y+5, r19	; 0x05
    1b10:	2c 83       	std	Y+4, r18	; 0x04
    1b12:	8c 81       	ldd	r24, Y+4	; 0x04
    1b14:	9d 81       	ldd	r25, Y+5	; 0x05
    1b16:	81 30       	cpi	r24, 0x01	; 1
    1b18:	91 05       	cpc	r25, r1
    1b1a:	69 f1       	breq	.+90     	; 0x1b76 <Dio_ConfigChannels+0x82>
    1b1c:	2c 81       	ldd	r18, Y+4	; 0x04
    1b1e:	3d 81       	ldd	r19, Y+5	; 0x05
    1b20:	22 30       	cpi	r18, 0x02	; 2
    1b22:	31 05       	cpc	r19, r1
    1b24:	2c f4       	brge	.+10     	; 0x1b30 <Dio_ConfigChannels+0x3c>
    1b26:	8c 81       	ldd	r24, Y+4	; 0x04
    1b28:	9d 81       	ldd	r25, Y+5	; 0x05
    1b2a:	00 97       	sbiw	r24, 0x00	; 0
    1b2c:	69 f0       	breq	.+26     	; 0x1b48 <Dio_ConfigChannels+0x54>
    1b2e:	67 c0       	rjmp	.+206    	; 0x1bfe <Dio_ConfigChannels+0x10a>
    1b30:	2c 81       	ldd	r18, Y+4	; 0x04
    1b32:	3d 81       	ldd	r19, Y+5	; 0x05
    1b34:	22 30       	cpi	r18, 0x02	; 2
    1b36:	31 05       	cpc	r19, r1
    1b38:	a9 f1       	breq	.+106    	; 0x1ba4 <Dio_ConfigChannels+0xb0>
    1b3a:	8c 81       	ldd	r24, Y+4	; 0x04
    1b3c:	9d 81       	ldd	r25, Y+5	; 0x05
    1b3e:	83 30       	cpi	r24, 0x03	; 3
    1b40:	91 05       	cpc	r25, r1
    1b42:	09 f4       	brne	.+2      	; 0x1b46 <Dio_ConfigChannels+0x52>
    1b44:	46 c0       	rjmp	.+140    	; 0x1bd2 <Dio_ConfigChannels+0xde>
    1b46:	5b c0       	rjmp	.+182    	; 0x1bfe <Dio_ConfigChannels+0x10a>
	{
	case DIO_PORTA:
		if (direction == INPUT)
    1b48:	8b 81       	ldd	r24, Y+3	; 0x03
    1b4a:	88 23       	and	r24, r24
    1b4c:	59 f4       	brne	.+22     	; 0x1b64 <Dio_ConfigChannels+0x70>
		{
			DIO_DDRA_REG= (DIO_DDRA_REG & ~mask);
    1b4e:	aa e3       	ldi	r26, 0x3A	; 58
    1b50:	b0 e0       	ldi	r27, 0x00	; 0
    1b52:	ea e3       	ldi	r30, 0x3A	; 58
    1b54:	f0 e0       	ldi	r31, 0x00	; 0
    1b56:	80 81       	ld	r24, Z
    1b58:	98 2f       	mov	r25, r24
    1b5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b5c:	80 95       	com	r24
    1b5e:	89 23       	and	r24, r25
    1b60:	8c 93       	st	X, r24
    1b62:	4d c0       	rjmp	.+154    	; 0x1bfe <Dio_ConfigChannels+0x10a>
		}
		else
		{
			DIO_DDRA_REG |= mask;
    1b64:	aa e3       	ldi	r26, 0x3A	; 58
    1b66:	b0 e0       	ldi	r27, 0x00	; 0
    1b68:	ea e3       	ldi	r30, 0x3A	; 58
    1b6a:	f0 e0       	ldi	r31, 0x00	; 0
    1b6c:	90 81       	ld	r25, Z
    1b6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b70:	89 2b       	or	r24, r25
    1b72:	8c 93       	st	X, r24
    1b74:	44 c0       	rjmp	.+136    	; 0x1bfe <Dio_ConfigChannels+0x10a>
		}
		break;
	case DIO_PORTB:
		if (direction == INPUT)
    1b76:	8b 81       	ldd	r24, Y+3	; 0x03
    1b78:	88 23       	and	r24, r24
    1b7a:	59 f4       	brne	.+22     	; 0x1b92 <Dio_ConfigChannels+0x9e>
		{
			DIO_DDRB_REG= (DIO_DDRB_REG & ~mask);
    1b7c:	a7 e3       	ldi	r26, 0x37	; 55
    1b7e:	b0 e0       	ldi	r27, 0x00	; 0
    1b80:	e7 e3       	ldi	r30, 0x37	; 55
    1b82:	f0 e0       	ldi	r31, 0x00	; 0
    1b84:	80 81       	ld	r24, Z
    1b86:	98 2f       	mov	r25, r24
    1b88:	8a 81       	ldd	r24, Y+2	; 0x02
    1b8a:	80 95       	com	r24
    1b8c:	89 23       	and	r24, r25
    1b8e:	8c 93       	st	X, r24
    1b90:	36 c0       	rjmp	.+108    	; 0x1bfe <Dio_ConfigChannels+0x10a>
		}
		else
		{
			DIO_DDRB_REG |= mask;
    1b92:	a7 e3       	ldi	r26, 0x37	; 55
    1b94:	b0 e0       	ldi	r27, 0x00	; 0
    1b96:	e7 e3       	ldi	r30, 0x37	; 55
    1b98:	f0 e0       	ldi	r31, 0x00	; 0
    1b9a:	90 81       	ld	r25, Z
    1b9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b9e:	89 2b       	or	r24, r25
    1ba0:	8c 93       	st	X, r24
    1ba2:	2d c0       	rjmp	.+90     	; 0x1bfe <Dio_ConfigChannels+0x10a>
		}
		break;
	case DIO_PORTC:
		if (direction == INPUT)
    1ba4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba6:	88 23       	and	r24, r24
    1ba8:	59 f4       	brne	.+22     	; 0x1bc0 <Dio_ConfigChannels+0xcc>
		{
			DIO_DDRC_REG= (DIO_DDRC_REG & ~mask);
    1baa:	a4 e3       	ldi	r26, 0x34	; 52
    1bac:	b0 e0       	ldi	r27, 0x00	; 0
    1bae:	e4 e3       	ldi	r30, 0x34	; 52
    1bb0:	f0 e0       	ldi	r31, 0x00	; 0
    1bb2:	80 81       	ld	r24, Z
    1bb4:	98 2f       	mov	r25, r24
    1bb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb8:	80 95       	com	r24
    1bba:	89 23       	and	r24, r25
    1bbc:	8c 93       	st	X, r24
    1bbe:	1f c0       	rjmp	.+62     	; 0x1bfe <Dio_ConfigChannels+0x10a>
		}
		else
		{
			DIO_DDRC_REG |= mask;
    1bc0:	a4 e3       	ldi	r26, 0x34	; 52
    1bc2:	b0 e0       	ldi	r27, 0x00	; 0
    1bc4:	e4 e3       	ldi	r30, 0x34	; 52
    1bc6:	f0 e0       	ldi	r31, 0x00	; 0
    1bc8:	90 81       	ld	r25, Z
    1bca:	8a 81       	ldd	r24, Y+2	; 0x02
    1bcc:	89 2b       	or	r24, r25
    1bce:	8c 93       	st	X, r24
    1bd0:	16 c0       	rjmp	.+44     	; 0x1bfe <Dio_ConfigChannels+0x10a>
		}
		break;
	case DIO_PORTD:
		if (direction == INPUT)
    1bd2:	8b 81       	ldd	r24, Y+3	; 0x03
    1bd4:	88 23       	and	r24, r24
    1bd6:	59 f4       	brne	.+22     	; 0x1bee <Dio_ConfigChannels+0xfa>
		{
			DIO_DDRD_REG= (DIO_DDRD_REG & ~mask);
    1bd8:	a1 e3       	ldi	r26, 0x31	; 49
    1bda:	b0 e0       	ldi	r27, 0x00	; 0
    1bdc:	e1 e3       	ldi	r30, 0x31	; 49
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	80 81       	ld	r24, Z
    1be2:	98 2f       	mov	r25, r24
    1be4:	8a 81       	ldd	r24, Y+2	; 0x02
    1be6:	80 95       	com	r24
    1be8:	89 23       	and	r24, r25
    1bea:	8c 93       	st	X, r24
    1bec:	08 c0       	rjmp	.+16     	; 0x1bfe <Dio_ConfigChannels+0x10a>
		}
		else
		{
			DIO_DDRD_REG |= mask;
    1bee:	a1 e3       	ldi	r26, 0x31	; 49
    1bf0:	b0 e0       	ldi	r27, 0x00	; 0
    1bf2:	e1 e3       	ldi	r30, 0x31	; 49
    1bf4:	f0 e0       	ldi	r31, 0x00	; 0
    1bf6:	90 81       	ld	r25, Z
    1bf8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bfa:	89 2b       	or	r24, r25
    1bfc:	8c 93       	st	X, r24
		}
		break;
	}
}
    1bfe:	0f 90       	pop	r0
    1c00:	0f 90       	pop	r0
    1c02:	0f 90       	pop	r0
    1c04:	0f 90       	pop	r0
    1c06:	0f 90       	pop	r0
    1c08:	cf 91       	pop	r28
    1c0a:	df 91       	pop	r29
    1c0c:	08 95       	ret

00001c0e <adcInit>:
 * Author: Eng_Saad_Redwan
 */
#include "Adc_Interface.h"

void adcInit(void)
{
    1c0e:	df 93       	push	r29
    1c10:	cf 93       	push	r28
    1c12:	cd b7       	in	r28, 0x3d	; 61
    1c14:	de b7       	in	r29, 0x3e	; 62
	ADC_ADMUX_REG|=(AVCC5V_REF<<6);
    1c16:	a7 e2       	ldi	r26, 0x27	; 39
    1c18:	b0 e0       	ldi	r27, 0x00	; 0
    1c1a:	e7 e2       	ldi	r30, 0x27	; 39
    1c1c:	f0 e0       	ldi	r31, 0x00	; 0
    1c1e:	80 81       	ld	r24, Z
    1c20:	80 64       	ori	r24, 0x40	; 64
    1c22:	8c 93       	st	X, r24
	ADC_ADCSRA_REG=(ADC_ENABLE)|(ADCPS_128);
    1c24:	e6 e2       	ldi	r30, 0x26	; 38
    1c26:	f0 e0       	ldi	r31, 0x00	; 0
    1c28:	87 e8       	ldi	r24, 0x87	; 135
    1c2a:	80 83       	st	Z, r24
}
    1c2c:	cf 91       	pop	r28
    1c2e:	df 91       	pop	r29
    1c30:	08 95       	ret

00001c32 <adcRead>:
u16 adcRead(adc_ChannelID chnlNo)
{
    1c32:	df 93       	push	r29
    1c34:	cf 93       	push	r28
    1c36:	00 d0       	rcall	.+0      	; 0x1c38 <adcRead+0x6>
    1c38:	0f 92       	push	r0
    1c3a:	cd b7       	in	r28, 0x3d	; 61
    1c3c:	de b7       	in	r29, 0x3e	; 62
    1c3e:	8b 83       	std	Y+3, r24	; 0x03
    u16 result;
    ADC_ADMUX_REG = (ADC_ADMUX_REG & 0xF8)|(chnlNo);
    1c40:	a7 e2       	ldi	r26, 0x27	; 39
    1c42:	b0 e0       	ldi	r27, 0x00	; 0
    1c44:	e7 e2       	ldi	r30, 0x27	; 39
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	80 81       	ld	r24, Z
    1c4a:	98 2f       	mov	r25, r24
    1c4c:	98 7f       	andi	r25, 0xF8	; 248
    1c4e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c50:	89 2b       	or	r24, r25
    1c52:	8c 93       	st	X, r24
    //SET_BIT(ADC_ADCSRA_REG,ADSC_BIT_NO);
    ADC_ADCSRA_REG|=(ADC_START_CONVERSION);
    1c54:	a6 e2       	ldi	r26, 0x26	; 38
    1c56:	b0 e0       	ldi	r27, 0x00	; 0
    1c58:	e6 e2       	ldi	r30, 0x26	; 38
    1c5a:	f0 e0       	ldi	r31, 0x00	; 0
    1c5c:	80 81       	ld	r24, Z
    1c5e:	80 64       	ori	r24, 0x40	; 64
    1c60:	8c 93       	st	X, r24

 	while(!(CHECK_BIT(ADC_ADCSRA_REG,ADIF_BIT_NO)))
    1c62:	e6 e2       	ldi	r30, 0x26	; 38
    1c64:	f0 e0       	ldi	r31, 0x00	; 0
    1c66:	80 81       	ld	r24, Z
    1c68:	82 95       	swap	r24
    1c6a:	8f 70       	andi	r24, 0x0F	; 15
    1c6c:	88 2f       	mov	r24, r24
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
    1c70:	81 70       	andi	r24, 0x01	; 1
    1c72:	90 70       	andi	r25, 0x00	; 0
    1c74:	00 97       	sbiw	r24, 0x00	; 0
    1c76:	a9 f3       	breq	.-22     	; 0x1c62 <adcRead+0x30>
 		  {
 		  	  /*	Do Nothing	*/
 		  	  	  ;
 		  }
 	SET_BIT(ADC_ADCSRA_REG,ADIF_BIT_NO);
    1c78:	a6 e2       	ldi	r26, 0x26	; 38
    1c7a:	b0 e0       	ldi	r27, 0x00	; 0
    1c7c:	e6 e2       	ldi	r30, 0x26	; 38
    1c7e:	f0 e0       	ldi	r31, 0x00	; 0
    1c80:	80 81       	ld	r24, Z
    1c82:	80 61       	ori	r24, 0x10	; 16
    1c84:	8c 93       	st	X, r24

 	result=(ADC_ADCL_REG|(ADC_ADCH_REG<<8));
    1c86:	e4 e2       	ldi	r30, 0x24	; 36
    1c88:	f0 e0       	ldi	r31, 0x00	; 0
    1c8a:	80 81       	ld	r24, Z
    1c8c:	28 2f       	mov	r18, r24
    1c8e:	30 e0       	ldi	r19, 0x00	; 0
    1c90:	e5 e2       	ldi	r30, 0x25	; 37
    1c92:	f0 e0       	ldi	r31, 0x00	; 0
    1c94:	80 81       	ld	r24, Z
    1c96:	88 2f       	mov	r24, r24
    1c98:	90 e0       	ldi	r25, 0x00	; 0
    1c9a:	98 2f       	mov	r25, r24
    1c9c:	88 27       	eor	r24, r24
    1c9e:	82 2b       	or	r24, r18
    1ca0:	93 2b       	or	r25, r19
    1ca2:	9a 83       	std	Y+2, r25	; 0x02
    1ca4:	89 83       	std	Y+1, r24	; 0x01
 	return result;
    1ca6:	89 81       	ldd	r24, Y+1	; 0x01
    1ca8:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1caa:	0f 90       	pop	r0
    1cac:	0f 90       	pop	r0
    1cae:	0f 90       	pop	r0
    1cb0:	cf 91       	pop	r28
    1cb2:	df 91       	pop	r29
    1cb4:	08 95       	ret

00001cb6 <SSD_Init>:
 */

#include "SSD_Interface.h"

void SSD_Init(void)
{
    1cb6:	df 93       	push	r29
    1cb8:	cf 93       	push	r28
    1cba:	cd b7       	in	r28, 0x3d	; 61
    1cbc:	de b7       	in	r29, 0x3e	; 62
	/*	Configure Digit1 Enable Pin as Output	*/
	Dio_ConfigChannel(SSD_DIGIT1_EN_PORT,SSD_DIGIT1_EN_CHANNEL,OUTPUT);
    1cbe:	81 e0       	ldi	r24, 0x01	; 1
    1cc0:	61 e0       	ldi	r22, 0x01	; 1
    1cc2:	41 e0       	ldi	r20, 0x01	; 1
    1cc4:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_ConfigChannel>
	/*	Configure Digit2 Enable Pin as Output	*/
	Dio_ConfigChannel(SSD_DIGIT2_EN_PORT,SSD_DIGIT2_EN_CHANNEL,OUTPUT);
    1cc8:	81 e0       	ldi	r24, 0x01	; 1
    1cca:	62 e0       	ldi	r22, 0x02	; 2
    1ccc:	41 e0       	ldi	r20, 0x01	; 1
    1cce:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_ConfigChannel>
	/*	Configure 4-bit data Pins as Output	*/
	Dio_ConfigChannels(SSD_DATA_PORT, SSD_MASK, OUTPUT);
    1cd2:	80 e0       	ldi	r24, 0x00	; 0
    1cd4:	60 ef       	ldi	r22, 0xF0	; 240
    1cd6:	41 e0       	ldi	r20, 0x01	; 1
    1cd8:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <Dio_ConfigChannels>
}
    1cdc:	cf 91       	pop	r28
    1cde:	df 91       	pop	r29
    1ce0:	08 95       	ret

00001ce2 <SSD_Display>:
void SSD_Display(u8 num)
{
    1ce2:	df 93       	push	r29
    1ce4:	cf 93       	push	r28
    1ce6:	cd b7       	in	r28, 0x3d	; 61
    1ce8:	de b7       	in	r29, 0x3e	; 62
    1cea:	6f 97       	sbiw	r28, 0x1f	; 31
    1cec:	0f b6       	in	r0, 0x3f	; 63
    1cee:	f8 94       	cli
    1cf0:	de bf       	out	0x3e, r29	; 62
    1cf2:	0f be       	out	0x3f, r0	; 63
    1cf4:	cd bf       	out	0x3d, r28	; 61
    1cf6:	8f 8f       	std	Y+31, r24	; 0x1f
	u8 digit1=num%10<<4;
    1cf8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1cfa:	9a e0       	ldi	r25, 0x0A	; 10
    1cfc:	69 2f       	mov	r22, r25
    1cfe:	0e 94 cf 15 	call	0x2b9e	; 0x2b9e <__udivmodqi4>
    1d02:	89 2f       	mov	r24, r25
    1d04:	82 95       	swap	r24
    1d06:	80 7f       	andi	r24, 0xF0	; 240
    1d08:	8e 8f       	std	Y+30, r24	; 0x1e
	u8 digit2=num/10<<4;
    1d0a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1d0c:	9a e0       	ldi	r25, 0x0A	; 10
    1d0e:	69 2f       	mov	r22, r25
    1d10:	0e 94 cf 15 	call	0x2b9e	; 0x2b9e <__udivmodqi4>
    1d14:	82 95       	swap	r24
    1d16:	80 7f       	andi	r24, 0xF0	; 240
    1d18:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Enable Digit One	*/
	Dio_WriteChannel(SSD_DIGIT1_EN_PORT, SSD_DIGIT1_EN_CHANNEL,STD_HIGH);
    1d1a:	81 e0       	ldi	r24, 0x01	; 1
    1d1c:	61 e0       	ldi	r22, 0x01	; 1
    1d1e:	41 e0       	ldi	r20, 0x01	; 1
    1d20:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
	/* Disable Digit Two*/
	Dio_WriteChannel(SSD_DIGIT2_EN_PORT, SSD_DIGIT2_EN_CHANNEL,STD_LOW);
    1d24:	81 e0       	ldi	r24, 0x01	; 1
    1d26:	62 e0       	ldi	r22, 0x02	; 2
    1d28:	40 e0       	ldi	r20, 0x00	; 0
    1d2a:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
	/*	Write Digit one value to SSD Data Lines	*/
	Dio_WriteChannels(SSD_DATA_PORT, digit1, SSD_MASK);
    1d2e:	80 e0       	ldi	r24, 0x00	; 0
    1d30:	6e 8d       	ldd	r22, Y+30	; 0x1e
    1d32:	40 ef       	ldi	r20, 0xF0	; 240
    1d34:	0e 94 0a 0d 	call	0x1a14	; 0x1a14 <Dio_WriteChannels>
    1d38:	80 e0       	ldi	r24, 0x00	; 0
    1d3a:	90 e0       	ldi	r25, 0x00	; 0
    1d3c:	a0 e8       	ldi	r26, 0x80	; 128
    1d3e:	bf e3       	ldi	r27, 0x3F	; 63
    1d40:	89 8f       	std	Y+25, r24	; 0x19
    1d42:	9a 8f       	std	Y+26, r25	; 0x1a
    1d44:	ab 8f       	std	Y+27, r26	; 0x1b
    1d46:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d48:	69 8d       	ldd	r22, Y+25	; 0x19
    1d4a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d4c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d4e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d50:	20 e0       	ldi	r18, 0x00	; 0
    1d52:	30 e0       	ldi	r19, 0x00	; 0
    1d54:	4a e7       	ldi	r20, 0x7A	; 122
    1d56:	55 e4       	ldi	r21, 0x45	; 69
    1d58:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d5c:	dc 01       	movw	r26, r24
    1d5e:	cb 01       	movw	r24, r22
    1d60:	8d 8b       	std	Y+21, r24	; 0x15
    1d62:	9e 8b       	std	Y+22, r25	; 0x16
    1d64:	af 8b       	std	Y+23, r26	; 0x17
    1d66:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1d68:	6d 89       	ldd	r22, Y+21	; 0x15
    1d6a:	7e 89       	ldd	r23, Y+22	; 0x16
    1d6c:	8f 89       	ldd	r24, Y+23	; 0x17
    1d6e:	98 8d       	ldd	r25, Y+24	; 0x18
    1d70:	20 e0       	ldi	r18, 0x00	; 0
    1d72:	30 e0       	ldi	r19, 0x00	; 0
    1d74:	40 e8       	ldi	r20, 0x80	; 128
    1d76:	5f e3       	ldi	r21, 0x3F	; 63
    1d78:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1d7c:	88 23       	and	r24, r24
    1d7e:	2c f4       	brge	.+10     	; 0x1d8a <SSD_Display+0xa8>
		__ticks = 1;
    1d80:	81 e0       	ldi	r24, 0x01	; 1
    1d82:	90 e0       	ldi	r25, 0x00	; 0
    1d84:	9c 8b       	std	Y+20, r25	; 0x14
    1d86:	8b 8b       	std	Y+19, r24	; 0x13
    1d88:	3f c0       	rjmp	.+126    	; 0x1e08 <SSD_Display+0x126>
	else if (__tmp > 65535)
    1d8a:	6d 89       	ldd	r22, Y+21	; 0x15
    1d8c:	7e 89       	ldd	r23, Y+22	; 0x16
    1d8e:	8f 89       	ldd	r24, Y+23	; 0x17
    1d90:	98 8d       	ldd	r25, Y+24	; 0x18
    1d92:	20 e0       	ldi	r18, 0x00	; 0
    1d94:	3f ef       	ldi	r19, 0xFF	; 255
    1d96:	4f e7       	ldi	r20, 0x7F	; 127
    1d98:	57 e4       	ldi	r21, 0x47	; 71
    1d9a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1d9e:	18 16       	cp	r1, r24
    1da0:	4c f5       	brge	.+82     	; 0x1df4 <SSD_Display+0x112>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1da2:	69 8d       	ldd	r22, Y+25	; 0x19
    1da4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1da6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1da8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1daa:	20 e0       	ldi	r18, 0x00	; 0
    1dac:	30 e0       	ldi	r19, 0x00	; 0
    1dae:	40 e2       	ldi	r20, 0x20	; 32
    1db0:	51 e4       	ldi	r21, 0x41	; 65
    1db2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1db6:	dc 01       	movw	r26, r24
    1db8:	cb 01       	movw	r24, r22
    1dba:	bc 01       	movw	r22, r24
    1dbc:	cd 01       	movw	r24, r26
    1dbe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1dc2:	dc 01       	movw	r26, r24
    1dc4:	cb 01       	movw	r24, r22
    1dc6:	9c 8b       	std	Y+20, r25	; 0x14
    1dc8:	8b 8b       	std	Y+19, r24	; 0x13
    1dca:	0f c0       	rjmp	.+30     	; 0x1dea <SSD_Display+0x108>
    1dcc:	80 e9       	ldi	r24, 0x90	; 144
    1dce:	91 e0       	ldi	r25, 0x01	; 1
    1dd0:	9a 8b       	std	Y+18, r25	; 0x12
    1dd2:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1dd4:	89 89       	ldd	r24, Y+17	; 0x11
    1dd6:	9a 89       	ldd	r25, Y+18	; 0x12
    1dd8:	01 97       	sbiw	r24, 0x01	; 1
    1dda:	f1 f7       	brne	.-4      	; 0x1dd8 <SSD_Display+0xf6>
    1ddc:	9a 8b       	std	Y+18, r25	; 0x12
    1dde:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1de0:	8b 89       	ldd	r24, Y+19	; 0x13
    1de2:	9c 89       	ldd	r25, Y+20	; 0x14
    1de4:	01 97       	sbiw	r24, 0x01	; 1
    1de6:	9c 8b       	std	Y+20, r25	; 0x14
    1de8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dea:	8b 89       	ldd	r24, Y+19	; 0x13
    1dec:	9c 89       	ldd	r25, Y+20	; 0x14
    1dee:	00 97       	sbiw	r24, 0x00	; 0
    1df0:	69 f7       	brne	.-38     	; 0x1dcc <SSD_Display+0xea>
    1df2:	14 c0       	rjmp	.+40     	; 0x1e1c <SSD_Display+0x13a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1df4:	6d 89       	ldd	r22, Y+21	; 0x15
    1df6:	7e 89       	ldd	r23, Y+22	; 0x16
    1df8:	8f 89       	ldd	r24, Y+23	; 0x17
    1dfa:	98 8d       	ldd	r25, Y+24	; 0x18
    1dfc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e00:	dc 01       	movw	r26, r24
    1e02:	cb 01       	movw	r24, r22
    1e04:	9c 8b       	std	Y+20, r25	; 0x14
    1e06:	8b 8b       	std	Y+19, r24	; 0x13
    1e08:	8b 89       	ldd	r24, Y+19	; 0x13
    1e0a:	9c 89       	ldd	r25, Y+20	; 0x14
    1e0c:	98 8b       	std	Y+16, r25	; 0x10
    1e0e:	8f 87       	std	Y+15, r24	; 0x0f
    1e10:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e12:	98 89       	ldd	r25, Y+16	; 0x10
    1e14:	01 97       	sbiw	r24, 0x01	; 1
    1e16:	f1 f7       	brne	.-4      	; 0x1e14 <SSD_Display+0x132>
    1e18:	98 8b       	std	Y+16, r25	; 0x10
    1e1a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
 	/* Disable Digit One	*/
	Dio_WriteChannel(SSD_DIGIT1_EN_PORT, SSD_DIGIT1_EN_CHANNEL,STD_LOW);
    1e1c:	81 e0       	ldi	r24, 0x01	; 1
    1e1e:	61 e0       	ldi	r22, 0x01	; 1
    1e20:	40 e0       	ldi	r20, 0x00	; 0
    1e22:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
	/* Enable Digit Two	*/
	Dio_WriteChannel(SSD_DIGIT2_EN_PORT, SSD_DIGIT2_EN_CHANNEL,STD_HIGH);
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	62 e0       	ldi	r22, 0x02	; 2
    1e2a:	41 e0       	ldi	r20, 0x01	; 1
    1e2c:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
	/*	Write Digit Two value to SSD Data Lines	*/
	Dio_WriteChannels(SSD_DATA_PORT, digit2, SSD_MASK);
    1e30:	80 e0       	ldi	r24, 0x00	; 0
    1e32:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1e34:	40 ef       	ldi	r20, 0xF0	; 240
    1e36:	0e 94 0a 0d 	call	0x1a14	; 0x1a14 <Dio_WriteChannels>
    1e3a:	80 e0       	ldi	r24, 0x00	; 0
    1e3c:	90 e0       	ldi	r25, 0x00	; 0
    1e3e:	a0 e8       	ldi	r26, 0x80	; 128
    1e40:	bf e3       	ldi	r27, 0x3F	; 63
    1e42:	8b 87       	std	Y+11, r24	; 0x0b
    1e44:	9c 87       	std	Y+12, r25	; 0x0c
    1e46:	ad 87       	std	Y+13, r26	; 0x0d
    1e48:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e4a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e4c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e50:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e52:	20 e0       	ldi	r18, 0x00	; 0
    1e54:	30 e0       	ldi	r19, 0x00	; 0
    1e56:	4a e7       	ldi	r20, 0x7A	; 122
    1e58:	55 e4       	ldi	r21, 0x45	; 69
    1e5a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e5e:	dc 01       	movw	r26, r24
    1e60:	cb 01       	movw	r24, r22
    1e62:	8f 83       	std	Y+7, r24	; 0x07
    1e64:	98 87       	std	Y+8, r25	; 0x08
    1e66:	a9 87       	std	Y+9, r26	; 0x09
    1e68:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1e6a:	6f 81       	ldd	r22, Y+7	; 0x07
    1e6c:	78 85       	ldd	r23, Y+8	; 0x08
    1e6e:	89 85       	ldd	r24, Y+9	; 0x09
    1e70:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e72:	20 e0       	ldi	r18, 0x00	; 0
    1e74:	30 e0       	ldi	r19, 0x00	; 0
    1e76:	40 e8       	ldi	r20, 0x80	; 128
    1e78:	5f e3       	ldi	r21, 0x3F	; 63
    1e7a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e7e:	88 23       	and	r24, r24
    1e80:	2c f4       	brge	.+10     	; 0x1e8c <SSD_Display+0x1aa>
		__ticks = 1;
    1e82:	81 e0       	ldi	r24, 0x01	; 1
    1e84:	90 e0       	ldi	r25, 0x00	; 0
    1e86:	9e 83       	std	Y+6, r25	; 0x06
    1e88:	8d 83       	std	Y+5, r24	; 0x05
    1e8a:	3f c0       	rjmp	.+126    	; 0x1f0a <SSD_Display+0x228>
	else if (__tmp > 65535)
    1e8c:	6f 81       	ldd	r22, Y+7	; 0x07
    1e8e:	78 85       	ldd	r23, Y+8	; 0x08
    1e90:	89 85       	ldd	r24, Y+9	; 0x09
    1e92:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e94:	20 e0       	ldi	r18, 0x00	; 0
    1e96:	3f ef       	ldi	r19, 0xFF	; 255
    1e98:	4f e7       	ldi	r20, 0x7F	; 127
    1e9a:	57 e4       	ldi	r21, 0x47	; 71
    1e9c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ea0:	18 16       	cp	r1, r24
    1ea2:	4c f5       	brge	.+82     	; 0x1ef6 <SSD_Display+0x214>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ea4:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ea6:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ea8:	8d 85       	ldd	r24, Y+13	; 0x0d
    1eaa:	9e 85       	ldd	r25, Y+14	; 0x0e
    1eac:	20 e0       	ldi	r18, 0x00	; 0
    1eae:	30 e0       	ldi	r19, 0x00	; 0
    1eb0:	40 e2       	ldi	r20, 0x20	; 32
    1eb2:	51 e4       	ldi	r21, 0x41	; 65
    1eb4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1eb8:	dc 01       	movw	r26, r24
    1eba:	cb 01       	movw	r24, r22
    1ebc:	bc 01       	movw	r22, r24
    1ebe:	cd 01       	movw	r24, r26
    1ec0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ec4:	dc 01       	movw	r26, r24
    1ec6:	cb 01       	movw	r24, r22
    1ec8:	9e 83       	std	Y+6, r25	; 0x06
    1eca:	8d 83       	std	Y+5, r24	; 0x05
    1ecc:	0f c0       	rjmp	.+30     	; 0x1eec <SSD_Display+0x20a>
    1ece:	80 e9       	ldi	r24, 0x90	; 144
    1ed0:	91 e0       	ldi	r25, 0x01	; 1
    1ed2:	9c 83       	std	Y+4, r25	; 0x04
    1ed4:	8b 83       	std	Y+3, r24	; 0x03
    1ed6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ed8:	9c 81       	ldd	r25, Y+4	; 0x04
    1eda:	01 97       	sbiw	r24, 0x01	; 1
    1edc:	f1 f7       	brne	.-4      	; 0x1eda <SSD_Display+0x1f8>
    1ede:	9c 83       	std	Y+4, r25	; 0x04
    1ee0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ee2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ee4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ee6:	01 97       	sbiw	r24, 0x01	; 1
    1ee8:	9e 83       	std	Y+6, r25	; 0x06
    1eea:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1eec:	8d 81       	ldd	r24, Y+5	; 0x05
    1eee:	9e 81       	ldd	r25, Y+6	; 0x06
    1ef0:	00 97       	sbiw	r24, 0x00	; 0
    1ef2:	69 f7       	brne	.-38     	; 0x1ece <SSD_Display+0x1ec>
    1ef4:	14 c0       	rjmp	.+40     	; 0x1f1e <SSD_Display+0x23c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ef6:	6f 81       	ldd	r22, Y+7	; 0x07
    1ef8:	78 85       	ldd	r23, Y+8	; 0x08
    1efa:	89 85       	ldd	r24, Y+9	; 0x09
    1efc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1efe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f02:	dc 01       	movw	r26, r24
    1f04:	cb 01       	movw	r24, r22
    1f06:	9e 83       	std	Y+6, r25	; 0x06
    1f08:	8d 83       	std	Y+5, r24	; 0x05
    1f0a:	8d 81       	ldd	r24, Y+5	; 0x05
    1f0c:	9e 81       	ldd	r25, Y+6	; 0x06
    1f0e:	9a 83       	std	Y+2, r25	; 0x02
    1f10:	89 83       	std	Y+1, r24	; 0x01
    1f12:	89 81       	ldd	r24, Y+1	; 0x01
    1f14:	9a 81       	ldd	r25, Y+2	; 0x02
    1f16:	01 97       	sbiw	r24, 0x01	; 1
    1f18:	f1 f7       	brne	.-4      	; 0x1f16 <SSD_Display+0x234>
    1f1a:	9a 83       	std	Y+2, r25	; 0x02
    1f1c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	/* Disable Digit One	*/
	Dio_WriteChannel(SSD_DIGIT1_EN_PORT, SSD_DIGIT1_EN_CHANNEL,STD_LOW);
    1f1e:	81 e0       	ldi	r24, 0x01	; 1
    1f20:	61 e0       	ldi	r22, 0x01	; 1
    1f22:	40 e0       	ldi	r20, 0x00	; 0
    1f24:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
	/* Disable Digit Two	*/
	Dio_WriteChannel(SSD_DIGIT2_EN_PORT, SSD_DIGIT2_EN_CHANNEL,STD_LOW);
    1f28:	81 e0       	ldi	r24, 0x01	; 1
    1f2a:	62 e0       	ldi	r22, 0x02	; 2
    1f2c:	40 e0       	ldi	r20, 0x00	; 0
    1f2e:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
}
    1f32:	6f 96       	adiw	r28, 0x1f	; 31
    1f34:	0f b6       	in	r0, 0x3f	; 63
    1f36:	f8 94       	cli
    1f38:	de bf       	out	0x3e, r29	; 62
    1f3a:	0f be       	out	0x3f, r0	; 63
    1f3c:	cd bf       	out	0x3d, r28	; 61
    1f3e:	cf 91       	pop	r28
    1f40:	df 91       	pop	r29
    1f42:	08 95       	ret

00001f44 <SSD_DelayWithDisaplayMS>:
void SSD_DelayWithDisaplayMS(u8 num,u16 delay)
{
    1f44:	df 93       	push	r29
    1f46:	cf 93       	push	r28
    1f48:	cd b7       	in	r28, 0x3d	; 61
    1f4a:	de b7       	in	r29, 0x3e	; 62
    1f4c:	63 97       	sbiw	r28, 0x13	; 19
    1f4e:	0f b6       	in	r0, 0x3f	; 63
    1f50:	f8 94       	cli
    1f52:	de bf       	out	0x3e, r29	; 62
    1f54:	0f be       	out	0x3f, r0	; 63
    1f56:	cd bf       	out	0x3d, r28	; 61
    1f58:	89 8b       	std	Y+17, r24	; 0x11
    1f5a:	7b 8b       	std	Y+19, r23	; 0x13
    1f5c:	6a 8b       	std	Y+18, r22	; 0x12
	u16 count=0;
    1f5e:	18 8a       	std	Y+16, r1	; 0x10
    1f60:	1f 86       	std	Y+15, r1	; 0x0f
	for (count=0;count<delay;count+=3)
    1f62:	18 8a       	std	Y+16, r1	; 0x10
    1f64:	1f 86       	std	Y+15, r1	; 0x0f
    1f66:	7a c0       	rjmp	.+244    	; 0x205c <SSD_DelayWithDisaplayMS+0x118>
	{
		SSD_Display(num);
    1f68:	89 89       	ldd	r24, Y+17	; 0x11
    1f6a:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <SSD_Display>
    1f6e:	80 e0       	ldi	r24, 0x00	; 0
    1f70:	90 e0       	ldi	r25, 0x00	; 0
    1f72:	a0 e8       	ldi	r26, 0x80	; 128
    1f74:	bf e3       	ldi	r27, 0x3F	; 63
    1f76:	8b 87       	std	Y+11, r24	; 0x0b
    1f78:	9c 87       	std	Y+12, r25	; 0x0c
    1f7a:	ad 87       	std	Y+13, r26	; 0x0d
    1f7c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f7e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f80:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f82:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f84:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f86:	20 e0       	ldi	r18, 0x00	; 0
    1f88:	30 e0       	ldi	r19, 0x00	; 0
    1f8a:	4a e7       	ldi	r20, 0x7A	; 122
    1f8c:	55 e4       	ldi	r21, 0x45	; 69
    1f8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f92:	dc 01       	movw	r26, r24
    1f94:	cb 01       	movw	r24, r22
    1f96:	8f 83       	std	Y+7, r24	; 0x07
    1f98:	98 87       	std	Y+8, r25	; 0x08
    1f9a:	a9 87       	std	Y+9, r26	; 0x09
    1f9c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f9e:	6f 81       	ldd	r22, Y+7	; 0x07
    1fa0:	78 85       	ldd	r23, Y+8	; 0x08
    1fa2:	89 85       	ldd	r24, Y+9	; 0x09
    1fa4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fa6:	20 e0       	ldi	r18, 0x00	; 0
    1fa8:	30 e0       	ldi	r19, 0x00	; 0
    1faa:	40 e8       	ldi	r20, 0x80	; 128
    1fac:	5f e3       	ldi	r21, 0x3F	; 63
    1fae:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1fb2:	88 23       	and	r24, r24
    1fb4:	2c f4       	brge	.+10     	; 0x1fc0 <SSD_DelayWithDisaplayMS+0x7c>
		__ticks = 1;
    1fb6:	81 e0       	ldi	r24, 0x01	; 1
    1fb8:	90 e0       	ldi	r25, 0x00	; 0
    1fba:	9e 83       	std	Y+6, r25	; 0x06
    1fbc:	8d 83       	std	Y+5, r24	; 0x05
    1fbe:	3f c0       	rjmp	.+126    	; 0x203e <SSD_DelayWithDisaplayMS+0xfa>
	else if (__tmp > 65535)
    1fc0:	6f 81       	ldd	r22, Y+7	; 0x07
    1fc2:	78 85       	ldd	r23, Y+8	; 0x08
    1fc4:	89 85       	ldd	r24, Y+9	; 0x09
    1fc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fc8:	20 e0       	ldi	r18, 0x00	; 0
    1fca:	3f ef       	ldi	r19, 0xFF	; 255
    1fcc:	4f e7       	ldi	r20, 0x7F	; 127
    1fce:	57 e4       	ldi	r21, 0x47	; 71
    1fd0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1fd4:	18 16       	cp	r1, r24
    1fd6:	4c f5       	brge	.+82     	; 0x202a <SSD_DelayWithDisaplayMS+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fd8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1fda:	7c 85       	ldd	r23, Y+12	; 0x0c
    1fdc:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fde:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fe0:	20 e0       	ldi	r18, 0x00	; 0
    1fe2:	30 e0       	ldi	r19, 0x00	; 0
    1fe4:	40 e2       	ldi	r20, 0x20	; 32
    1fe6:	51 e4       	ldi	r21, 0x41	; 65
    1fe8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fec:	dc 01       	movw	r26, r24
    1fee:	cb 01       	movw	r24, r22
    1ff0:	bc 01       	movw	r22, r24
    1ff2:	cd 01       	movw	r24, r26
    1ff4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ff8:	dc 01       	movw	r26, r24
    1ffa:	cb 01       	movw	r24, r22
    1ffc:	9e 83       	std	Y+6, r25	; 0x06
    1ffe:	8d 83       	std	Y+5, r24	; 0x05
    2000:	0f c0       	rjmp	.+30     	; 0x2020 <SSD_DelayWithDisaplayMS+0xdc>
    2002:	80 e9       	ldi	r24, 0x90	; 144
    2004:	91 e0       	ldi	r25, 0x01	; 1
    2006:	9c 83       	std	Y+4, r25	; 0x04
    2008:	8b 83       	std	Y+3, r24	; 0x03
    200a:	8b 81       	ldd	r24, Y+3	; 0x03
    200c:	9c 81       	ldd	r25, Y+4	; 0x04
    200e:	01 97       	sbiw	r24, 0x01	; 1
    2010:	f1 f7       	brne	.-4      	; 0x200e <SSD_DelayWithDisaplayMS+0xca>
    2012:	9c 83       	std	Y+4, r25	; 0x04
    2014:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2016:	8d 81       	ldd	r24, Y+5	; 0x05
    2018:	9e 81       	ldd	r25, Y+6	; 0x06
    201a:	01 97       	sbiw	r24, 0x01	; 1
    201c:	9e 83       	std	Y+6, r25	; 0x06
    201e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2020:	8d 81       	ldd	r24, Y+5	; 0x05
    2022:	9e 81       	ldd	r25, Y+6	; 0x06
    2024:	00 97       	sbiw	r24, 0x00	; 0
    2026:	69 f7       	brne	.-38     	; 0x2002 <SSD_DelayWithDisaplayMS+0xbe>
    2028:	14 c0       	rjmp	.+40     	; 0x2052 <SSD_DelayWithDisaplayMS+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    202a:	6f 81       	ldd	r22, Y+7	; 0x07
    202c:	78 85       	ldd	r23, Y+8	; 0x08
    202e:	89 85       	ldd	r24, Y+9	; 0x09
    2030:	9a 85       	ldd	r25, Y+10	; 0x0a
    2032:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2036:	dc 01       	movw	r26, r24
    2038:	cb 01       	movw	r24, r22
    203a:	9e 83       	std	Y+6, r25	; 0x06
    203c:	8d 83       	std	Y+5, r24	; 0x05
    203e:	8d 81       	ldd	r24, Y+5	; 0x05
    2040:	9e 81       	ldd	r25, Y+6	; 0x06
    2042:	9a 83       	std	Y+2, r25	; 0x02
    2044:	89 83       	std	Y+1, r24	; 0x01
    2046:	89 81       	ldd	r24, Y+1	; 0x01
    2048:	9a 81       	ldd	r25, Y+2	; 0x02
    204a:	01 97       	sbiw	r24, 0x01	; 1
    204c:	f1 f7       	brne	.-4      	; 0x204a <SSD_DelayWithDisaplayMS+0x106>
    204e:	9a 83       	std	Y+2, r25	; 0x02
    2050:	89 83       	std	Y+1, r24	; 0x01
	Dio_WriteChannel(SSD_DIGIT2_EN_PORT, SSD_DIGIT2_EN_CHANNEL,STD_LOW);
}
void SSD_DelayWithDisaplayMS(u8 num,u16 delay)
{
	u16 count=0;
	for (count=0;count<delay;count+=3)
    2052:	8f 85       	ldd	r24, Y+15	; 0x0f
    2054:	98 89       	ldd	r25, Y+16	; 0x10
    2056:	03 96       	adiw	r24, 0x03	; 3
    2058:	98 8b       	std	Y+16, r25	; 0x10
    205a:	8f 87       	std	Y+15, r24	; 0x0f
    205c:	2f 85       	ldd	r18, Y+15	; 0x0f
    205e:	38 89       	ldd	r19, Y+16	; 0x10
    2060:	8a 89       	ldd	r24, Y+18	; 0x12
    2062:	9b 89       	ldd	r25, Y+19	; 0x13
    2064:	28 17       	cp	r18, r24
    2066:	39 07       	cpc	r19, r25
    2068:	08 f4       	brcc	.+2      	; 0x206c <SSD_DelayWithDisaplayMS+0x128>
    206a:	7e cf       	rjmp	.-260    	; 0x1f68 <SSD_DelayWithDisaplayMS+0x24>
	{
		SSD_Display(num);
		_delay_ms(1);
	}
}
    206c:	63 96       	adiw	r28, 0x13	; 19
    206e:	0f b6       	in	r0, 0x3f	; 63
    2070:	f8 94       	cli
    2072:	de bf       	out	0x3e, r29	; 62
    2074:	0f be       	out	0x3f, r0	; 63
    2076:	cd bf       	out	0x3d, r28	; 61
    2078:	cf 91       	pop	r28
    207a:	df 91       	pop	r29
    207c:	08 95       	ret

0000207e <Led_Init>:
 */

#include "Led_Interface.h"

void Led_Init(void)
{
    207e:	df 93       	push	r29
    2080:	cf 93       	push	r28
    2082:	cd b7       	in	r28, 0x3d	; 61
    2084:	de b7       	in	r29, 0x3e	; 62
	Dio_ConfigChannel(LED0_PORT, LED0_CHANNEL, OUTPUT);
    2086:	82 e0       	ldi	r24, 0x02	; 2
    2088:	62 e0       	ldi	r22, 0x02	; 2
    208a:	41 e0       	ldi	r20, 0x01	; 1
    208c:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_ConfigChannel>
	Dio_ConfigChannel(LED1_PORT, LED1_CHANNEL, OUTPUT);
    2090:	82 e0       	ldi	r24, 0x02	; 2
    2092:	67 e0       	ldi	r22, 0x07	; 7
    2094:	41 e0       	ldi	r20, 0x01	; 1
    2096:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_ConfigChannel>
	Dio_ConfigChannel(LED2_PORT, LED2_CHANNEL, OUTPUT);
    209a:	83 e0       	ldi	r24, 0x03	; 3
    209c:	63 e0       	ldi	r22, 0x03	; 3
    209e:	41 e0       	ldi	r20, 0x01	; 1
    20a0:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_ConfigChannel>
}
    20a4:	cf 91       	pop	r28
    20a6:	df 91       	pop	r29
    20a8:	08 95       	ret

000020aa <Led_ON>:
void Led_ON(Led_ID led)
{
    20aa:	df 93       	push	r29
    20ac:	cf 93       	push	r28
    20ae:	00 d0       	rcall	.+0      	; 0x20b0 <Led_ON+0x6>
    20b0:	0f 92       	push	r0
    20b2:	cd b7       	in	r28, 0x3d	; 61
    20b4:	de b7       	in	r29, 0x3e	; 62
    20b6:	89 83       	std	Y+1, r24	; 0x01
	switch (led)
    20b8:	89 81       	ldd	r24, Y+1	; 0x01
    20ba:	28 2f       	mov	r18, r24
    20bc:	30 e0       	ldi	r19, 0x00	; 0
    20be:	3b 83       	std	Y+3, r19	; 0x03
    20c0:	2a 83       	std	Y+2, r18	; 0x02
    20c2:	8a 81       	ldd	r24, Y+2	; 0x02
    20c4:	9b 81       	ldd	r25, Y+3	; 0x03
    20c6:	81 30       	cpi	r24, 0x01	; 1
    20c8:	91 05       	cpc	r25, r1
    20ca:	79 f0       	breq	.+30     	; 0x20ea <Led_ON+0x40>
    20cc:	2a 81       	ldd	r18, Y+2	; 0x02
    20ce:	3b 81       	ldd	r19, Y+3	; 0x03
    20d0:	22 30       	cpi	r18, 0x02	; 2
    20d2:	31 05       	cpc	r19, r1
    20d4:	81 f0       	breq	.+32     	; 0x20f6 <Led_ON+0x4c>
    20d6:	8a 81       	ldd	r24, Y+2	; 0x02
    20d8:	9b 81       	ldd	r25, Y+3	; 0x03
    20da:	00 97       	sbiw	r24, 0x00	; 0
    20dc:	89 f4       	brne	.+34     	; 0x2100 <Led_ON+0x56>
	{
	case LED0:
#if (LED0_CONNECTION == FORWARD)
		Dio_WriteChannel(LED0_PORT,LED0_CHANNEL,STD_HIGH);
    20de:	82 e0       	ldi	r24, 0x02	; 2
    20e0:	62 e0       	ldi	r22, 0x02	; 2
    20e2:	41 e0       	ldi	r20, 0x01	; 1
    20e4:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
    20e8:	0b c0       	rjmp	.+22     	; 0x2100 <Led_ON+0x56>
		Dio_WriteChannel(LED0_PORT,LED0_CHANNEL,STD_LOW);
#endif
		break;
	case LED1:
#if (LED1_CONNECTION == FORWARD)
		Dio_WriteChannel(LED1_PORT,LED1_CHANNEL,STD_HIGH);
    20ea:	82 e0       	ldi	r24, 0x02	; 2
    20ec:	67 e0       	ldi	r22, 0x07	; 7
    20ee:	41 e0       	ldi	r20, 0x01	; 1
    20f0:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
    20f4:	05 c0       	rjmp	.+10     	; 0x2100 <Led_ON+0x56>
		Dio_WriteChannel(LED1_PORT,LED1_CHANNEL,STD_LOW);
#endif
		break;
	case LED2:
#if (LED2_CONNECTION == FORWARD)
		Dio_WriteChannel(LED2_PORT,LED2_CHANNEL,STD_HIGH);
    20f6:	83 e0       	ldi	r24, 0x03	; 3
    20f8:	63 e0       	ldi	r22, 0x03	; 3
    20fa:	41 e0       	ldi	r20, 0x01	; 1
    20fc:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
#elif (LED2_CONNECTION == REVERSE)
		Dio_WriteChannel(LED2_PORT,LED2_CHANNEL,STD_LOW);
#endif
		break;
	}
}
    2100:	0f 90       	pop	r0
    2102:	0f 90       	pop	r0
    2104:	0f 90       	pop	r0
    2106:	cf 91       	pop	r28
    2108:	df 91       	pop	r29
    210a:	08 95       	ret

0000210c <Led_OFF>:
void Led_OFF(Led_ID led)
{
    210c:	df 93       	push	r29
    210e:	cf 93       	push	r28
    2110:	00 d0       	rcall	.+0      	; 0x2112 <Led_OFF+0x6>
    2112:	0f 92       	push	r0
    2114:	cd b7       	in	r28, 0x3d	; 61
    2116:	de b7       	in	r29, 0x3e	; 62
    2118:	89 83       	std	Y+1, r24	; 0x01
	switch (led)
    211a:	89 81       	ldd	r24, Y+1	; 0x01
    211c:	28 2f       	mov	r18, r24
    211e:	30 e0       	ldi	r19, 0x00	; 0
    2120:	3b 83       	std	Y+3, r19	; 0x03
    2122:	2a 83       	std	Y+2, r18	; 0x02
    2124:	8a 81       	ldd	r24, Y+2	; 0x02
    2126:	9b 81       	ldd	r25, Y+3	; 0x03
    2128:	81 30       	cpi	r24, 0x01	; 1
    212a:	91 05       	cpc	r25, r1
    212c:	79 f0       	breq	.+30     	; 0x214c <Led_OFF+0x40>
    212e:	2a 81       	ldd	r18, Y+2	; 0x02
    2130:	3b 81       	ldd	r19, Y+3	; 0x03
    2132:	22 30       	cpi	r18, 0x02	; 2
    2134:	31 05       	cpc	r19, r1
    2136:	81 f0       	breq	.+32     	; 0x2158 <Led_OFF+0x4c>
    2138:	8a 81       	ldd	r24, Y+2	; 0x02
    213a:	9b 81       	ldd	r25, Y+3	; 0x03
    213c:	00 97       	sbiw	r24, 0x00	; 0
    213e:	89 f4       	brne	.+34     	; 0x2162 <Led_OFF+0x56>
	{
	case LED0:
#if (LED0_CONNECTION == FORWARD)
		Dio_WriteChannel(LED0_PORT,LED0_CHANNEL,STD_LOW);
    2140:	82 e0       	ldi	r24, 0x02	; 2
    2142:	62 e0       	ldi	r22, 0x02	; 2
    2144:	40 e0       	ldi	r20, 0x00	; 0
    2146:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
    214a:	0b c0       	rjmp	.+22     	; 0x2162 <Led_OFF+0x56>
#endif

		break;
	case LED1:
#if (LED1_CONNECTION == FORWARD)
		Dio_WriteChannel(LED1_PORT,LED1_CHANNEL,STD_LOW);
    214c:	82 e0       	ldi	r24, 0x02	; 2
    214e:	67 e0       	ldi	r22, 0x07	; 7
    2150:	40 e0       	ldi	r20, 0x00	; 0
    2152:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
    2156:	05 c0       	rjmp	.+10     	; 0x2162 <Led_OFF+0x56>
		Dio_WriteChannel(LED1_PORT,LED1_CHANNEL,STD_HIGH);
#endif
		break;
	case LED2:
#if (LED2_CONNECTION == FORWARD)
		Dio_WriteChannel(LED2_PORT,LED2_CHANNEL,STD_LOW);
    2158:	83 e0       	ldi	r24, 0x03	; 3
    215a:	63 e0       	ldi	r22, 0x03	; 3
    215c:	40 e0       	ldi	r20, 0x00	; 0
    215e:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
#elif (LED2_CONNECTION == REVERSE)
		Dio_WriteChannel(LED2_PORT,LED2_CHANNEL,STD_HIGH);
#endif
		break;
	}
}
    2162:	0f 90       	pop	r0
    2164:	0f 90       	pop	r0
    2166:	0f 90       	pop	r0
    2168:	cf 91       	pop	r28
    216a:	df 91       	pop	r29
    216c:	08 95       	ret

0000216e <Led_Toggle>:
void Led_Toggle(Led_ID led)
{
    216e:	df 93       	push	r29
    2170:	cf 93       	push	r28
    2172:	00 d0       	rcall	.+0      	; 0x2174 <Led_Toggle+0x6>
    2174:	0f 92       	push	r0
    2176:	cd b7       	in	r28, 0x3d	; 61
    2178:	de b7       	in	r29, 0x3e	; 62
    217a:	89 83       	std	Y+1, r24	; 0x01
	switch (led)
    217c:	89 81       	ldd	r24, Y+1	; 0x01
    217e:	28 2f       	mov	r18, r24
    2180:	30 e0       	ldi	r19, 0x00	; 0
    2182:	3b 83       	std	Y+3, r19	; 0x03
    2184:	2a 83       	std	Y+2, r18	; 0x02
    2186:	8a 81       	ldd	r24, Y+2	; 0x02
    2188:	9b 81       	ldd	r25, Y+3	; 0x03
    218a:	81 30       	cpi	r24, 0x01	; 1
    218c:	91 05       	cpc	r25, r1
    218e:	71 f0       	breq	.+28     	; 0x21ac <Led_Toggle+0x3e>
    2190:	2a 81       	ldd	r18, Y+2	; 0x02
    2192:	3b 81       	ldd	r19, Y+3	; 0x03
    2194:	22 30       	cpi	r18, 0x02	; 2
    2196:	31 05       	cpc	r19, r1
    2198:	71 f0       	breq	.+28     	; 0x21b6 <Led_Toggle+0x48>
    219a:	8a 81       	ldd	r24, Y+2	; 0x02
    219c:	9b 81       	ldd	r25, Y+3	; 0x03
    219e:	00 97       	sbiw	r24, 0x00	; 0
    21a0:	71 f4       	brne	.+28     	; 0x21be <Led_Toggle+0x50>
	{
	case LED0:
		Dio_FlipChannel(LED0_PORT,LED0_CHANNEL);
    21a2:	82 e0       	ldi	r24, 0x02	; 2
    21a4:	62 e0       	ldi	r22, 0x02	; 2
    21a6:	0e 94 14 0c 	call	0x1828	; 0x1828 <Dio_FlipChannel>
    21aa:	09 c0       	rjmp	.+18     	; 0x21be <Led_Toggle+0x50>
		break;
	case LED1:
		Dio_FlipChannel(LED1_PORT,LED1_CHANNEL);
    21ac:	82 e0       	ldi	r24, 0x02	; 2
    21ae:	67 e0       	ldi	r22, 0x07	; 7
    21b0:	0e 94 14 0c 	call	0x1828	; 0x1828 <Dio_FlipChannel>
    21b4:	04 c0       	rjmp	.+8      	; 0x21be <Led_Toggle+0x50>
		break;
	case LED2:
		Dio_FlipChannel(LED2_PORT,LED2_CHANNEL);
    21b6:	83 e0       	ldi	r24, 0x03	; 3
    21b8:	63 e0       	ldi	r22, 0x03	; 3
    21ba:	0e 94 14 0c 	call	0x1828	; 0x1828 <Dio_FlipChannel>
		break;
	}
}
    21be:	0f 90       	pop	r0
    21c0:	0f 90       	pop	r0
    21c2:	0f 90       	pop	r0
    21c4:	cf 91       	pop	r28
    21c6:	df 91       	pop	r29
    21c8:	08 95       	ret

000021ca <EEPROM24C16_Init>:


#include "Eeprom24C16.h"
#include "Led_Interface.h"

void EEPROM24C16_Init(void){
    21ca:	df 93       	push	r29
    21cc:	cf 93       	push	r28
    21ce:	cd b7       	in	r28, 0x3d	; 61
    21d0:	de b7       	in	r29, 0x3e	; 62
	I2C_InitMaster();
    21d2:	0e 94 c6 07 	call	0xf8c	; 0xf8c <I2C_InitMaster>
}
    21d6:	cf 91       	pop	r28
    21d8:	df 91       	pop	r29
    21da:	08 95       	ret

000021dc <EEPROM24C16_Write_Byte>:

/*	byte num from 0----2047	*/
void EEPROM24C16_Write_Byte(u16 Address , u8 Data){
    21dc:	df 93       	push	r29
    21de:	cf 93       	push	r28
    21e0:	cd b7       	in	r28, 0x3d	; 61
    21e2:	de b7       	in	r29, 0x3e	; 62
    21e4:	64 97       	sbiw	r28, 0x14	; 20
    21e6:	0f b6       	in	r0, 0x3f	; 63
    21e8:	f8 94       	cli
    21ea:	de bf       	out	0x3e, r29	; 62
    21ec:	0f be       	out	0x3f, r0	; 63
    21ee:	cd bf       	out	0x3d, r28	; 61
    21f0:	9b 8b       	std	Y+19, r25	; 0x13
    21f2:	8a 8b       	std	Y+18, r24	; 0x12
    21f4:	6c 8b       	std	Y+20, r22	; 0x14
//	Led_Toggle(LED2);
	I2C_ERROR_STATUS State = NOK;
    21f6:	19 8a       	std	Y+17, r1	; 0x11
	u8 pageNum = Address/256;
    21f8:	8a 89       	ldd	r24, Y+18	; 0x12
    21fa:	9b 89       	ldd	r25, Y+19	; 0x13
    21fc:	89 2f       	mov	r24, r25
    21fe:	99 27       	eor	r25, r25
    2200:	88 8b       	std	Y+16, r24	; 0x10
	u8 byteNum = Address%256;
    2202:	8a 89       	ldd	r24, Y+18	; 0x12
    2204:	8f 87       	std	Y+15, r24	; 0x0f
	State = I2C_StartCondition();
    2206:	0e 94 ff 07 	call	0xffe	; 0xffe <I2C_StartCondition>
    220a:	89 8b       	std	Y+17, r24	; 0x11
	if(State == OK){
    220c:	89 89       	ldd	r24, Y+17	; 0x11
    220e:	81 30       	cpi	r24, 0x01	; 1
    2210:	c1 f4       	brne	.+48     	; 0x2242 <EEPROM24C16_Write_Byte+0x66>
		State = I2C_Master_Send_Slave_Address_With_Write(0x50 | (pageNum));
    2212:	88 89       	ldd	r24, Y+16	; 0x10
    2214:	80 65       	ori	r24, 0x50	; 80
    2216:	0e 94 68 08 	call	0x10d0	; 0x10d0 <I2C_Master_Send_Slave_Address_With_Write>
    221a:	89 8b       	std	Y+17, r24	; 0x11
		if(State == OK){
    221c:	89 89       	ldd	r24, Y+17	; 0x11
    221e:	81 30       	cpi	r24, 0x01	; 1
    2220:	81 f4       	brne	.+32     	; 0x2242 <EEPROM24C16_Write_Byte+0x66>
			State = I2C_Maste_Write_Byte_To_Slave((u8)byteNum);
    2222:	8f 85       	ldd	r24, Y+15	; 0x0f
    2224:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <I2C_Maste_Write_Byte_To_Slave>
    2228:	89 8b       	std	Y+17, r24	; 0x11
			if(State == OK){
    222a:	89 89       	ldd	r24, Y+17	; 0x11
    222c:	81 30       	cpi	r24, 0x01	; 1
    222e:	49 f4       	brne	.+18     	; 0x2242 <EEPROM24C16_Write_Byte+0x66>
				State = I2C_Maste_Write_Byte_To_Slave(Data);
    2230:	8c 89       	ldd	r24, Y+20	; 0x14
    2232:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <I2C_Maste_Write_Byte_To_Slave>
    2236:	89 8b       	std	Y+17, r24	; 0x11
				if(State == OK){
    2238:	89 89       	ldd	r24, Y+17	; 0x11
    223a:	81 30       	cpi	r24, 0x01	; 1
    223c:	11 f4       	brne	.+4      	; 0x2242 <EEPROM24C16_Write_Byte+0x66>
					I2C_StopCondition();
    223e:	0e 94 53 08 	call	0x10a6	; 0x10a6 <I2C_StopCondition>
    2242:	80 e0       	ldi	r24, 0x00	; 0
    2244:	90 e0       	ldi	r25, 0x00	; 0
    2246:	a0 ea       	ldi	r26, 0xA0	; 160
    2248:	b0 e4       	ldi	r27, 0x40	; 64
    224a:	8b 87       	std	Y+11, r24	; 0x0b
    224c:	9c 87       	std	Y+12, r25	; 0x0c
    224e:	ad 87       	std	Y+13, r26	; 0x0d
    2250:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2252:	6b 85       	ldd	r22, Y+11	; 0x0b
    2254:	7c 85       	ldd	r23, Y+12	; 0x0c
    2256:	8d 85       	ldd	r24, Y+13	; 0x0d
    2258:	9e 85       	ldd	r25, Y+14	; 0x0e
    225a:	20 e0       	ldi	r18, 0x00	; 0
    225c:	30 e0       	ldi	r19, 0x00	; 0
    225e:	4a e7       	ldi	r20, 0x7A	; 122
    2260:	55 e4       	ldi	r21, 0x45	; 69
    2262:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2266:	dc 01       	movw	r26, r24
    2268:	cb 01       	movw	r24, r22
    226a:	8f 83       	std	Y+7, r24	; 0x07
    226c:	98 87       	std	Y+8, r25	; 0x08
    226e:	a9 87       	std	Y+9, r26	; 0x09
    2270:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2272:	6f 81       	ldd	r22, Y+7	; 0x07
    2274:	78 85       	ldd	r23, Y+8	; 0x08
    2276:	89 85       	ldd	r24, Y+9	; 0x09
    2278:	9a 85       	ldd	r25, Y+10	; 0x0a
    227a:	20 e0       	ldi	r18, 0x00	; 0
    227c:	30 e0       	ldi	r19, 0x00	; 0
    227e:	40 e8       	ldi	r20, 0x80	; 128
    2280:	5f e3       	ldi	r21, 0x3F	; 63
    2282:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2286:	88 23       	and	r24, r24
    2288:	2c f4       	brge	.+10     	; 0x2294 <EEPROM24C16_Write_Byte+0xb8>
		__ticks = 1;
    228a:	81 e0       	ldi	r24, 0x01	; 1
    228c:	90 e0       	ldi	r25, 0x00	; 0
    228e:	9e 83       	std	Y+6, r25	; 0x06
    2290:	8d 83       	std	Y+5, r24	; 0x05
    2292:	3f c0       	rjmp	.+126    	; 0x2312 <EEPROM24C16_Write_Byte+0x136>
	else if (__tmp > 65535)
    2294:	6f 81       	ldd	r22, Y+7	; 0x07
    2296:	78 85       	ldd	r23, Y+8	; 0x08
    2298:	89 85       	ldd	r24, Y+9	; 0x09
    229a:	9a 85       	ldd	r25, Y+10	; 0x0a
    229c:	20 e0       	ldi	r18, 0x00	; 0
    229e:	3f ef       	ldi	r19, 0xFF	; 255
    22a0:	4f e7       	ldi	r20, 0x7F	; 127
    22a2:	57 e4       	ldi	r21, 0x47	; 71
    22a4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    22a8:	18 16       	cp	r1, r24
    22aa:	4c f5       	brge	.+82     	; 0x22fe <EEPROM24C16_Write_Byte+0x122>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22ac:	6b 85       	ldd	r22, Y+11	; 0x0b
    22ae:	7c 85       	ldd	r23, Y+12	; 0x0c
    22b0:	8d 85       	ldd	r24, Y+13	; 0x0d
    22b2:	9e 85       	ldd	r25, Y+14	; 0x0e
    22b4:	20 e0       	ldi	r18, 0x00	; 0
    22b6:	30 e0       	ldi	r19, 0x00	; 0
    22b8:	40 e2       	ldi	r20, 0x20	; 32
    22ba:	51 e4       	ldi	r21, 0x41	; 65
    22bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22c0:	dc 01       	movw	r26, r24
    22c2:	cb 01       	movw	r24, r22
    22c4:	bc 01       	movw	r22, r24
    22c6:	cd 01       	movw	r24, r26
    22c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22cc:	dc 01       	movw	r26, r24
    22ce:	cb 01       	movw	r24, r22
    22d0:	9e 83       	std	Y+6, r25	; 0x06
    22d2:	8d 83       	std	Y+5, r24	; 0x05
    22d4:	0f c0       	rjmp	.+30     	; 0x22f4 <EEPROM24C16_Write_Byte+0x118>
    22d6:	80 e9       	ldi	r24, 0x90	; 144
    22d8:	91 e0       	ldi	r25, 0x01	; 1
    22da:	9c 83       	std	Y+4, r25	; 0x04
    22dc:	8b 83       	std	Y+3, r24	; 0x03
    22de:	8b 81       	ldd	r24, Y+3	; 0x03
    22e0:	9c 81       	ldd	r25, Y+4	; 0x04
    22e2:	01 97       	sbiw	r24, 0x01	; 1
    22e4:	f1 f7       	brne	.-4      	; 0x22e2 <EEPROM24C16_Write_Byte+0x106>
    22e6:	9c 83       	std	Y+4, r25	; 0x04
    22e8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22ea:	8d 81       	ldd	r24, Y+5	; 0x05
    22ec:	9e 81       	ldd	r25, Y+6	; 0x06
    22ee:	01 97       	sbiw	r24, 0x01	; 1
    22f0:	9e 83       	std	Y+6, r25	; 0x06
    22f2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22f4:	8d 81       	ldd	r24, Y+5	; 0x05
    22f6:	9e 81       	ldd	r25, Y+6	; 0x06
    22f8:	00 97       	sbiw	r24, 0x00	; 0
    22fa:	69 f7       	brne	.-38     	; 0x22d6 <EEPROM24C16_Write_Byte+0xfa>
    22fc:	14 c0       	rjmp	.+40     	; 0x2326 <EEPROM24C16_Write_Byte+0x14a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22fe:	6f 81       	ldd	r22, Y+7	; 0x07
    2300:	78 85       	ldd	r23, Y+8	; 0x08
    2302:	89 85       	ldd	r24, Y+9	; 0x09
    2304:	9a 85       	ldd	r25, Y+10	; 0x0a
    2306:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    230a:	dc 01       	movw	r26, r24
    230c:	cb 01       	movw	r24, r22
    230e:	9e 83       	std	Y+6, r25	; 0x06
    2310:	8d 83       	std	Y+5, r24	; 0x05
    2312:	8d 81       	ldd	r24, Y+5	; 0x05
    2314:	9e 81       	ldd	r25, Y+6	; 0x06
    2316:	9a 83       	std	Y+2, r25	; 0x02
    2318:	89 83       	std	Y+1, r24	; 0x01
    231a:	89 81       	ldd	r24, Y+1	; 0x01
    231c:	9a 81       	ldd	r25, Y+2	; 0x02
    231e:	01 97       	sbiw	r24, 0x01	; 1
    2320:	f1 f7       	brne	.-4      	; 0x231e <EEPROM24C16_Write_Byte+0x142>
    2322:	9a 83       	std	Y+2, r25	; 0x02
    2324:	89 83       	std	Y+1, r24	; 0x01
			}
		}
	}
	_delay_ms(5);	/*	Time For A Byte To Be Physically Written	*/
//	Led_Toggle(LED2);
}
    2326:	64 96       	adiw	r28, 0x14	; 20
    2328:	0f b6       	in	r0, 0x3f	; 63
    232a:	f8 94       	cli
    232c:	de bf       	out	0x3e, r29	; 62
    232e:	0f be       	out	0x3f, r0	; 63
    2330:	cd bf       	out	0x3d, r28	; 61
    2332:	cf 91       	pop	r28
    2334:	df 91       	pop	r29
    2336:	08 95       	ret

00002338 <EEPROM24C16_Read_Byte>:

/*	byte num from 0----2047	*/
u8 EEPROM24C16_Read_Byte(u16 Address){
    2338:	df 93       	push	r29
    233a:	cf 93       	push	r28
    233c:	00 d0       	rcall	.+0      	; 0x233e <EEPROM24C16_Read_Byte+0x6>
    233e:	00 d0       	rcall	.+0      	; 0x2340 <EEPROM24C16_Read_Byte+0x8>
    2340:	00 d0       	rcall	.+0      	; 0x2342 <EEPROM24C16_Read_Byte+0xa>
    2342:	cd b7       	in	r28, 0x3d	; 61
    2344:	de b7       	in	r29, 0x3e	; 62
    2346:	9e 83       	std	Y+6, r25	; 0x06
    2348:	8d 83       	std	Y+5, r24	; 0x05
//	Led_Toggle(LED2);
	u8 LOC_u8Data;
	u8 pageNum = Address/256;
    234a:	8d 81       	ldd	r24, Y+5	; 0x05
    234c:	9e 81       	ldd	r25, Y+6	; 0x06
    234e:	89 2f       	mov	r24, r25
    2350:	99 27       	eor	r25, r25
    2352:	8b 83       	std	Y+3, r24	; 0x03
	u8 byteNum = Address%256;
    2354:	8d 81       	ldd	r24, Y+5	; 0x05
    2356:	8a 83       	std	Y+2, r24	; 0x02
	I2C_ERROR_STATUS State = NOK;
    2358:	19 82       	std	Y+1, r1	; 0x01
	State = I2C_StartCondition();
    235a:	0e 94 ff 07 	call	0xffe	; 0xffe <I2C_StartCondition>
    235e:	89 83       	std	Y+1, r24	; 0x01
	if(State == OK){
    2360:	89 81       	ldd	r24, Y+1	; 0x01
    2362:	81 30       	cpi	r24, 0x01	; 1
    2364:	39 f5       	brne	.+78     	; 0x23b4 <EEPROM24C16_Read_Byte+0x7c>
		State = I2C_Master_Send_Slave_Address_With_Write(0x50 | (pageNum));
    2366:	8b 81       	ldd	r24, Y+3	; 0x03
    2368:	80 65       	ori	r24, 0x50	; 80
    236a:	0e 94 68 08 	call	0x10d0	; 0x10d0 <I2C_Master_Send_Slave_Address_With_Write>
    236e:	89 83       	std	Y+1, r24	; 0x01
		if(State == OK){
    2370:	89 81       	ldd	r24, Y+1	; 0x01
    2372:	81 30       	cpi	r24, 0x01	; 1
    2374:	f9 f4       	brne	.+62     	; 0x23b4 <EEPROM24C16_Read_Byte+0x7c>
			State = I2C_Maste_Write_Byte_To_Slave((u8)byteNum);
    2376:	8a 81       	ldd	r24, Y+2	; 0x02
    2378:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <I2C_Maste_Write_Byte_To_Slave>
    237c:	89 83       	std	Y+1, r24	; 0x01
			if(State == OK){
    237e:	89 81       	ldd	r24, Y+1	; 0x01
    2380:	81 30       	cpi	r24, 0x01	; 1
    2382:	c1 f4       	brne	.+48     	; 0x23b4 <EEPROM24C16_Read_Byte+0x7c>
				State = I2C_RepeatedStart();
    2384:	0e 94 29 08 	call	0x1052	; 0x1052 <I2C_RepeatedStart>
    2388:	89 83       	std	Y+1, r24	; 0x01
				if(State == OK){
    238a:	89 81       	ldd	r24, Y+1	; 0x01
    238c:	81 30       	cpi	r24, 0x01	; 1
    238e:	91 f4       	brne	.+36     	; 0x23b4 <EEPROM24C16_Read_Byte+0x7c>
					State = I2C_Master_Send_Slave_Address_With_Read(0x50 | (pageNum));
    2390:	8b 81       	ldd	r24, Y+3	; 0x03
    2392:	80 65       	ori	r24, 0x50	; 80
    2394:	0e 94 99 08 	call	0x1132	; 0x1132 <I2C_Master_Send_Slave_Address_With_Read>
    2398:	89 83       	std	Y+1, r24	; 0x01
					if( State == OK ){
    239a:	89 81       	ldd	r24, Y+1	; 0x01
    239c:	81 30       	cpi	r24, 0x01	; 1
    239e:	51 f4       	brne	.+20     	; 0x23b4 <EEPROM24C16_Read_Byte+0x7c>
						State = I2C_Master_Read_Byte_From_Slave_NACK(&LOC_u8Data);
    23a0:	ce 01       	movw	r24, r28
    23a2:	04 96       	adiw	r24, 0x04	; 4
    23a4:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <I2C_Master_Read_Byte_From_Slave_NACK>
    23a8:	89 83       	std	Y+1, r24	; 0x01
						if(State == OK){
    23aa:	89 81       	ldd	r24, Y+1	; 0x01
    23ac:	81 30       	cpi	r24, 0x01	; 1
    23ae:	11 f4       	brne	.+4      	; 0x23b4 <EEPROM24C16_Read_Byte+0x7c>
							I2C_StopCondition();
    23b0:	0e 94 53 08 	call	0x10a6	; 0x10a6 <I2C_StopCondition>
				}
			}
		}
	}
//	Led_Toggle(LED2);
	return LOC_u8Data;
    23b4:	8c 81       	ldd	r24, Y+4	; 0x04
}
    23b6:	26 96       	adiw	r28, 0x06	; 6
    23b8:	0f b6       	in	r0, 0x3f	; 63
    23ba:	f8 94       	cli
    23bc:	de bf       	out	0x3e, r29	; 62
    23be:	0f be       	out	0x3f, r0	; 63
    23c0:	cd bf       	out	0x3d, r28	; 61
    23c2:	cf 91       	pop	r28
    23c4:	df 91       	pop	r29
    23c6:	08 95       	ret

000023c8 <Button_Init>:

#include "Dio_Interface.h"
#include "Button_Interface.h"

void Button_Init(void)
{
    23c8:	df 93       	push	r29
    23ca:	cf 93       	push	r28
    23cc:	cd b7       	in	r28, 0x3d	; 61
    23ce:	de b7       	in	r29, 0x3e	; 62
	Dio_ConfigChannel(BUTTON0_PORT, BUTTON0_CHANNEL, INPUT);
    23d0:	81 e0       	ldi	r24, 0x01	; 1
    23d2:	60 e0       	ldi	r22, 0x00	; 0
    23d4:	40 e0       	ldi	r20, 0x00	; 0
    23d6:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_ConfigChannel>
	Dio_ConfigChannel(BUTTON1_PORT, BUTTON1_CHANNEL, INPUT);
    23da:	81 e0       	ldi	r24, 0x01	; 1
    23dc:	64 e0       	ldi	r22, 0x04	; 4
    23de:	40 e0       	ldi	r20, 0x00	; 0
    23e0:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_ConfigChannel>
	Dio_ConfigChannel(BUTTON2_PORT, BUTTON2_CHANNEL, INPUT);
    23e4:	83 e0       	ldi	r24, 0x03	; 3
    23e6:	62 e0       	ldi	r22, 0x02	; 2
    23e8:	40 e0       	ldi	r20, 0x00	; 0
    23ea:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_ConfigChannel>
}
    23ee:	cf 91       	pop	r28
    23f0:	df 91       	pop	r29
    23f2:	08 95       	ret

000023f4 <Button_Pressed>:
boolean Button_Pressed(Button_ID button)
{
    23f4:	df 93       	push	r29
    23f6:	cf 93       	push	r28
    23f8:	00 d0       	rcall	.+0      	; 0x23fa <Button_Pressed+0x6>
    23fa:	00 d0       	rcall	.+0      	; 0x23fc <Button_Pressed+0x8>
    23fc:	cd b7       	in	r28, 0x3d	; 61
    23fe:	de b7       	in	r29, 0x3e	; 62
    2400:	8a 83       	std	Y+2, r24	; 0x02
	boolean loc_ButtonPressed=FALSE;
    2402:	19 82       	std	Y+1, r1	; 0x01
	switch (button)
    2404:	8a 81       	ldd	r24, Y+2	; 0x02
    2406:	28 2f       	mov	r18, r24
    2408:	30 e0       	ldi	r19, 0x00	; 0
    240a:	3c 83       	std	Y+4, r19	; 0x04
    240c:	2b 83       	std	Y+3, r18	; 0x03
    240e:	8b 81       	ldd	r24, Y+3	; 0x03
    2410:	9c 81       	ldd	r25, Y+4	; 0x04
    2412:	81 30       	cpi	r24, 0x01	; 1
    2414:	91 05       	cpc	r25, r1
    2416:	91 f0       	breq	.+36     	; 0x243c <Button_Pressed+0x48>
    2418:	2b 81       	ldd	r18, Y+3	; 0x03
    241a:	3c 81       	ldd	r19, Y+4	; 0x04
    241c:	22 30       	cpi	r18, 0x02	; 2
    241e:	31 05       	cpc	r19, r1
    2420:	b1 f0       	breq	.+44     	; 0x244e <Button_Pressed+0x5a>
    2422:	8b 81       	ldd	r24, Y+3	; 0x03
    2424:	9c 81       	ldd	r25, Y+4	; 0x04
    2426:	00 97       	sbiw	r24, 0x00	; 0
    2428:	d1 f4       	brne	.+52     	; 0x245e <Button_Pressed+0x6a>
	{
	case BUTTON0:
#if (BUTTON0_CONNECTION == PULL_DOWN)
		if (Dio_ReadChannel(BUTTON0_PORT, BUTTON0_CHANNEL) == STD_HIGH)
    242a:	81 e0       	ldi	r24, 0x01	; 1
    242c:	60 e0       	ldi	r22, 0x00	; 0
    242e:	0e 94 91 0c 	call	0x1922	; 0x1922 <Dio_ReadChannel>
    2432:	81 30       	cpi	r24, 0x01	; 1
    2434:	a1 f4       	brne	.+40     	; 0x245e <Button_Pressed+0x6a>
		{
			loc_ButtonPressed = TRUE;
    2436:	81 e0       	ldi	r24, 0x01	; 1
    2438:	89 83       	std	Y+1, r24	; 0x01
    243a:	11 c0       	rjmp	.+34     	; 0x245e <Button_Pressed+0x6a>
		if (Dio_ReadChannel(BUTTON1_PORT, BUTTON1_CHANNEL) == STD_HIGH)
		{
			loc_ButtonPressed = TRUE;
		}
#elif (BUTTON1_CONNECTION == PULL_UP)
		if (Dio_ReadChannel(BUTTON1_PORT, BUTTON1_CHANNEL) == STD_LOW)
    243c:	81 e0       	ldi	r24, 0x01	; 1
    243e:	64 e0       	ldi	r22, 0x04	; 4
    2440:	0e 94 91 0c 	call	0x1922	; 0x1922 <Dio_ReadChannel>
    2444:	88 23       	and	r24, r24
    2446:	59 f4       	brne	.+22     	; 0x245e <Button_Pressed+0x6a>
		{
			loc_ButtonPressed = TRUE;
    2448:	81 e0       	ldi	r24, 0x01	; 1
    244a:	89 83       	std	Y+1, r24	; 0x01
    244c:	08 c0       	rjmp	.+16     	; 0x245e <Button_Pressed+0x6a>
		if (Dio_ReadChannel(BUTTON2_PORT, BUTTON2_CHANNEL) == STD_HIGH)
		{
			loc_ButtonPressed = TRUE;
		}
#elif (BUTTON2_CONNECTION == PULL_UP)
		if (Dio_ReadChannel(BUTTON2_PORT, BUTTON2_CHANNEL) == STD_LOW)
    244e:	83 e0       	ldi	r24, 0x03	; 3
    2450:	62 e0       	ldi	r22, 0x02	; 2
    2452:	0e 94 91 0c 	call	0x1922	; 0x1922 <Dio_ReadChannel>
    2456:	88 23       	and	r24, r24
    2458:	11 f4       	brne	.+4      	; 0x245e <Button_Pressed+0x6a>
		{
			loc_ButtonPressed = TRUE;
    245a:	81 e0       	ldi	r24, 0x01	; 1
    245c:	89 83       	std	Y+1, r24	; 0x01
		}
#endif
		break;
	}
	return loc_ButtonPressed;
    245e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2460:	0f 90       	pop	r0
    2462:	0f 90       	pop	r0
    2464:	0f 90       	pop	r0
    2466:	0f 90       	pop	r0
    2468:	cf 91       	pop	r28
    246a:	df 91       	pop	r29
    246c:	08 95       	ret

0000246e <__vector_9>:
/*counter of overflows to achieve time of 100ms*/
volatile u8 TIME_100mS_COUNTER=0;

/*interrupt occur every 1 second*/
ISR(TIMER1_OVF_vect)
{
    246e:	1f 92       	push	r1
    2470:	0f 92       	push	r0
    2472:	0f b6       	in	r0, 0x3f	; 63
    2474:	0f 92       	push	r0
    2476:	11 24       	eor	r1, r1
    2478:	2f 93       	push	r18
    247a:	3f 93       	push	r19
    247c:	4f 93       	push	r20
    247e:	5f 93       	push	r21
    2480:	6f 93       	push	r22
    2482:	7f 93       	push	r23
    2484:	8f 93       	push	r24
    2486:	9f 93       	push	r25
    2488:	af 93       	push	r26
    248a:	bf 93       	push	r27
    248c:	ef 93       	push	r30
    248e:	ff 93       	push	r31
    2490:	df 93       	push	r29
    2492:	cf 93       	push	r28
    2494:	cd b7       	in	r28, 0x3d	; 61
    2496:	de b7       	in	r29, 0x3e	; 62
	DisableAllInterrupts();
    2498:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <DisableAllInterrupts>
	/*for blinking SSD with setting temperature by 1 second if the Electric Water Heater is on the setting mode*/
	if(SETTING_MODE_STATE==TRUE)
    249c:	80 91 6b 01 	lds	r24, 0x016B
    24a0:	81 30       	cpi	r24, 0x01	; 1
    24a2:	31 f4       	brne	.+12     	; 0x24b0 <__vector_9+0x42>
	{
		SSD_DelayWithDisaplayMS(SITTING_TEMP,100);
    24a4:	80 91 68 01 	lds	r24, 0x0168
    24a8:	64 e6       	ldi	r22, 0x64	; 100
    24aa:	70 e0       	ldi	r23, 0x00	; 0
    24ac:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <SSD_DelayWithDisaplayMS>
	}
	TIME_5S_COUNTER++;
    24b0:	80 91 98 01 	lds	r24, 0x0198
    24b4:	8f 5f       	subi	r24, 0xFF	; 255
    24b6:	80 93 98 01 	sts	0x0198, r24
	if(TIME_5S_COUNTER==5)
    24ba:	80 91 98 01 	lds	r24, 0x0198
    24be:	85 30       	cpi	r24, 0x05	; 5
    24c0:	59 f4       	brne	.+22     	; 0x24d8 <__vector_9+0x6a>
	{
		/*save the last setting temperature*/
		EEPROM24C16_Write_Byte(0,SITTING_TEMP);
    24c2:	20 91 68 01 	lds	r18, 0x0168
    24c6:	80 e0       	ldi	r24, 0x00	; 0
    24c8:	90 e0       	ldi	r25, 0x00	; 0
    24ca:	62 2f       	mov	r22, r18
    24cc:	0e 94 ee 10 	call	0x21dc	; 0x21dc <EEPROM24C16_Write_Byte>
//		EEPROM_Write(0,SITTING_TEMP);
		/*put the Electric Water Heater out of setting mode*/
		SETTING_MODE_STATE=FALSE;
    24d0:	10 92 6b 01 	sts	0x016B, r1
		/*makes value of counter for 5 second interrupt equals zero*/
		TIME_5S_COUNTER=0;
    24d4:	10 92 98 01 	sts	0x0198, r1
	}
	/*set preload of timer1 with TIMER1_PRELOAD to make timer1 interrupt occur every 1 second*/
	TCNT1 = TIMER1_PRELOAD;
    24d8:	ec e4       	ldi	r30, 0x4C	; 76
    24da:	f0 e0       	ldi	r31, 0x00	; 0
    24dc:	87 ef       	ldi	r24, 0xF7	; 247
    24de:	92 ec       	ldi	r25, 0xC2	; 194
    24e0:	91 83       	std	Z+1, r25	; 0x01
    24e2:	80 83       	st	Z, r24
	EnableAllInterrupts();
    24e4:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <EnableAllInterrupts>
}
    24e8:	cf 91       	pop	r28
    24ea:	df 91       	pop	r29
    24ec:	ff 91       	pop	r31
    24ee:	ef 91       	pop	r30
    24f0:	bf 91       	pop	r27
    24f2:	af 91       	pop	r26
    24f4:	9f 91       	pop	r25
    24f6:	8f 91       	pop	r24
    24f8:	7f 91       	pop	r23
    24fa:	6f 91       	pop	r22
    24fc:	5f 91       	pop	r21
    24fe:	4f 91       	pop	r20
    2500:	3f 91       	pop	r19
    2502:	2f 91       	pop	r18
    2504:	0f 90       	pop	r0
    2506:	0f be       	out	0x3f, r0	; 63
    2508:	0f 90       	pop	r0
    250a:	1f 90       	pop	r1
    250c:	18 95       	reti

0000250e <__vector_11>:

ISR(TIMER0_OVF_vect)
{
    250e:	1f 92       	push	r1
    2510:	0f 92       	push	r0
    2512:	0f b6       	in	r0, 0x3f	; 63
    2514:	0f 92       	push	r0
    2516:	11 24       	eor	r1, r1
    2518:	ef 92       	push	r14
    251a:	ff 92       	push	r15
    251c:	0f 93       	push	r16
    251e:	1f 93       	push	r17
    2520:	2f 93       	push	r18
    2522:	3f 93       	push	r19
    2524:	4f 93       	push	r20
    2526:	5f 93       	push	r21
    2528:	6f 93       	push	r22
    252a:	7f 93       	push	r23
    252c:	8f 93       	push	r24
    252e:	9f 93       	push	r25
    2530:	af 93       	push	r26
    2532:	bf 93       	push	r27
    2534:	ef 93       	push	r30
    2536:	ff 93       	push	r31
    2538:	df 93       	push	r29
    253a:	cf 93       	push	r28
    253c:	00 d0       	rcall	.+0      	; 0x253e <__vector_11+0x30>
    253e:	00 d0       	rcall	.+0      	; 0x2540 <__vector_11+0x32>
    2540:	00 d0       	rcall	.+0      	; 0x2542 <__vector_11+0x34>
    2542:	cd b7       	in	r28, 0x3d	; 61
    2544:	de b7       	in	r29, 0x3e	; 62
	DisableAllInterrupts();
    2546:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <DisableAllInterrupts>
	TIME_100mS_COUNTER++;
    254a:	80 91 99 01 	lds	r24, 0x0199
    254e:	8f 5f       	subi	r24, 0xFF	; 255
    2550:	80 93 99 01 	sts	0x0199, r24
	/*every 100ms senses water temperature and update average sensed temperature*/
	if(TIME_100mS_COUNTER==98)
    2554:	80 91 99 01 	lds	r24, 0x0199
    2558:	82 36       	cpi	r24, 0x62	; 98
    255a:	09 f0       	breq	.+2      	; 0x255e <__vector_11+0x50>
    255c:	d2 c0       	rjmp	.+420    	; 0x2702 <__vector_11+0x1f4>
	{
		u16 adcResult;
		double temp;
		adcResult=adcRead(ADC_CHANNEL1);
    255e:	81 e0       	ldi	r24, 0x01	; 1
    2560:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <adcRead>
    2564:	9e 83       	std	Y+6, r25	; 0x06
    2566:	8d 83       	std	Y+5, r24	; 0x05
		temp=4.8*adcResult;
    2568:	8d 81       	ldd	r24, Y+5	; 0x05
    256a:	9e 81       	ldd	r25, Y+6	; 0x06
    256c:	cc 01       	movw	r24, r24
    256e:	a0 e0       	ldi	r26, 0x00	; 0
    2570:	b0 e0       	ldi	r27, 0x00	; 0
    2572:	bc 01       	movw	r22, r24
    2574:	cd 01       	movw	r24, r26
    2576:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    257a:	dc 01       	movw	r26, r24
    257c:	cb 01       	movw	r24, r22
    257e:	bc 01       	movw	r22, r24
    2580:	cd 01       	movw	r24, r26
    2582:	2a e9       	ldi	r18, 0x9A	; 154
    2584:	39 e9       	ldi	r19, 0x99	; 153
    2586:	49 e9       	ldi	r20, 0x99	; 153
    2588:	50 e4       	ldi	r21, 0x40	; 64
    258a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    258e:	dc 01       	movw	r26, r24
    2590:	cb 01       	movw	r24, r22
    2592:	89 83       	std	Y+1, r24	; 0x01
    2594:	9a 83       	std	Y+2, r25	; 0x02
    2596:	ab 83       	std	Y+3, r26	; 0x03
    2598:	bc 83       	std	Y+4, r27	; 0x04
		temp=temp/10;
    259a:	69 81       	ldd	r22, Y+1	; 0x01
    259c:	7a 81       	ldd	r23, Y+2	; 0x02
    259e:	8b 81       	ldd	r24, Y+3	; 0x03
    25a0:	9c 81       	ldd	r25, Y+4	; 0x04
    25a2:	20 e0       	ldi	r18, 0x00	; 0
    25a4:	30 e0       	ldi	r19, 0x00	; 0
    25a6:	40 e2       	ldi	r20, 0x20	; 32
    25a8:	51 e4       	ldi	r21, 0x41	; 65
    25aa:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    25ae:	dc 01       	movw	r26, r24
    25b0:	cb 01       	movw	r24, r22
    25b2:	89 83       	std	Y+1, r24	; 0x01
    25b4:	9a 83       	std	Y+2, r25	; 0x02
    25b6:	ab 83       	std	Y+3, r26	; 0x03
    25b8:	bc 83       	std	Y+4, r27	; 0x04
		for(ind=0;ind<NUM_OF_SENSING_TEMP-1;ind++)
    25ba:	10 92 97 01 	sts	0x0197, r1
    25be:	50 c0       	rjmp	.+160    	; 0x2660 <__vector_11+0x152>
		{
			/*update the array of last 10 readings*/
			SENSING_TEMP_LAST10[ind]=SENSING_TEMP_LAST10[ind+1];
    25c0:	80 91 97 01 	lds	r24, 0x0197
    25c4:	68 2f       	mov	r22, r24
    25c6:	70 e0       	ldi	r23, 0x00	; 0
    25c8:	80 91 97 01 	lds	r24, 0x0197
    25cc:	88 2f       	mov	r24, r24
    25ce:	90 e0       	ldi	r25, 0x00	; 0
    25d0:	01 96       	adiw	r24, 0x01	; 1
    25d2:	88 0f       	add	r24, r24
    25d4:	99 1f       	adc	r25, r25
    25d6:	88 0f       	add	r24, r24
    25d8:	99 1f       	adc	r25, r25
    25da:	fc 01       	movw	r30, r24
    25dc:	e1 59       	subi	r30, 0x91	; 145
    25de:	fe 4f       	sbci	r31, 0xFE	; 254
    25e0:	20 81       	ld	r18, Z
    25e2:	31 81       	ldd	r19, Z+1	; 0x01
    25e4:	42 81       	ldd	r20, Z+2	; 0x02
    25e6:	53 81       	ldd	r21, Z+3	; 0x03
    25e8:	cb 01       	movw	r24, r22
    25ea:	88 0f       	add	r24, r24
    25ec:	99 1f       	adc	r25, r25
    25ee:	88 0f       	add	r24, r24
    25f0:	99 1f       	adc	r25, r25
    25f2:	fc 01       	movw	r30, r24
    25f4:	e1 59       	subi	r30, 0x91	; 145
    25f6:	fe 4f       	sbci	r31, 0xFE	; 254
    25f8:	20 83       	st	Z, r18
    25fa:	31 83       	std	Z+1, r19	; 0x01
    25fc:	42 83       	std	Z+2, r20	; 0x02
    25fe:	53 83       	std	Z+3, r21	; 0x03
			AVG_TEMP_SENSING+=SENSING_TEMP_LAST10[ind];
    2600:	80 91 6e 01 	lds	r24, 0x016E
    2604:	88 2f       	mov	r24, r24
    2606:	90 e0       	ldi	r25, 0x00	; 0
    2608:	aa 27       	eor	r26, r26
    260a:	97 fd       	sbrc	r25, 7
    260c:	a0 95       	com	r26
    260e:	ba 2f       	mov	r27, r26
    2610:	bc 01       	movw	r22, r24
    2612:	cd 01       	movw	r24, r26
    2614:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    2618:	7b 01       	movw	r14, r22
    261a:	8c 01       	movw	r16, r24
    261c:	80 91 97 01 	lds	r24, 0x0197
    2620:	88 2f       	mov	r24, r24
    2622:	90 e0       	ldi	r25, 0x00	; 0
    2624:	88 0f       	add	r24, r24
    2626:	99 1f       	adc	r25, r25
    2628:	88 0f       	add	r24, r24
    262a:	99 1f       	adc	r25, r25
    262c:	fc 01       	movw	r30, r24
    262e:	e1 59       	subi	r30, 0x91	; 145
    2630:	fe 4f       	sbci	r31, 0xFE	; 254
    2632:	20 81       	ld	r18, Z
    2634:	31 81       	ldd	r19, Z+1	; 0x01
    2636:	42 81       	ldd	r20, Z+2	; 0x02
    2638:	53 81       	ldd	r21, Z+3	; 0x03
    263a:	c8 01       	movw	r24, r16
    263c:	b7 01       	movw	r22, r14
    263e:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    2642:	dc 01       	movw	r26, r24
    2644:	cb 01       	movw	r24, r22
    2646:	bc 01       	movw	r22, r24
    2648:	cd 01       	movw	r24, r26
    264a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    264e:	dc 01       	movw	r26, r24
    2650:	cb 01       	movw	r24, r22
    2652:	80 93 6e 01 	sts	0x016E, r24
		u16 adcResult;
		double temp;
		adcResult=adcRead(ADC_CHANNEL1);
		temp=4.8*adcResult;
		temp=temp/10;
		for(ind=0;ind<NUM_OF_SENSING_TEMP-1;ind++)
    2656:	80 91 97 01 	lds	r24, 0x0197
    265a:	8f 5f       	subi	r24, 0xFF	; 255
    265c:	80 93 97 01 	sts	0x0197, r24
    2660:	80 91 97 01 	lds	r24, 0x0197
    2664:	89 30       	cpi	r24, 0x09	; 9
    2666:	08 f4       	brcc	.+2      	; 0x266a <__vector_11+0x15c>
    2668:	ab cf       	rjmp	.-170    	; 0x25c0 <__vector_11+0xb2>
			/*update the array of last 10 readings*/
			SENSING_TEMP_LAST10[ind]=SENSING_TEMP_LAST10[ind+1];
			AVG_TEMP_SENSING+=SENSING_TEMP_LAST10[ind];
		}
		/*update the array of last 10 readings with the last sensed temperature*/
		SENSING_TEMP_LAST10[ind]=temp;
    266a:	80 91 97 01 	lds	r24, 0x0197
    266e:	88 2f       	mov	r24, r24
    2670:	90 e0       	ldi	r25, 0x00	; 0
    2672:	88 0f       	add	r24, r24
    2674:	99 1f       	adc	r25, r25
    2676:	88 0f       	add	r24, r24
    2678:	99 1f       	adc	r25, r25
    267a:	fc 01       	movw	r30, r24
    267c:	e1 59       	subi	r30, 0x91	; 145
    267e:	fe 4f       	sbci	r31, 0xFE	; 254
    2680:	89 81       	ldd	r24, Y+1	; 0x01
    2682:	9a 81       	ldd	r25, Y+2	; 0x02
    2684:	ab 81       	ldd	r26, Y+3	; 0x03
    2686:	bc 81       	ldd	r27, Y+4	; 0x04
    2688:	80 83       	st	Z, r24
    268a:	91 83       	std	Z+1, r25	; 0x01
    268c:	a2 83       	std	Z+2, r26	; 0x02
    268e:	b3 83       	std	Z+3, r27	; 0x03
		AVG_TEMP_SENSING+=SENSING_TEMP_LAST10[ind];
    2690:	80 91 6e 01 	lds	r24, 0x016E
    2694:	88 2f       	mov	r24, r24
    2696:	90 e0       	ldi	r25, 0x00	; 0
    2698:	aa 27       	eor	r26, r26
    269a:	97 fd       	sbrc	r25, 7
    269c:	a0 95       	com	r26
    269e:	ba 2f       	mov	r27, r26
    26a0:	bc 01       	movw	r22, r24
    26a2:	cd 01       	movw	r24, r26
    26a4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    26a8:	7b 01       	movw	r14, r22
    26aa:	8c 01       	movw	r16, r24
    26ac:	80 91 97 01 	lds	r24, 0x0197
    26b0:	88 2f       	mov	r24, r24
    26b2:	90 e0       	ldi	r25, 0x00	; 0
    26b4:	88 0f       	add	r24, r24
    26b6:	99 1f       	adc	r25, r25
    26b8:	88 0f       	add	r24, r24
    26ba:	99 1f       	adc	r25, r25
    26bc:	fc 01       	movw	r30, r24
    26be:	e1 59       	subi	r30, 0x91	; 145
    26c0:	fe 4f       	sbci	r31, 0xFE	; 254
    26c2:	20 81       	ld	r18, Z
    26c4:	31 81       	ldd	r19, Z+1	; 0x01
    26c6:	42 81       	ldd	r20, Z+2	; 0x02
    26c8:	53 81       	ldd	r21, Z+3	; 0x03
    26ca:	c8 01       	movw	r24, r16
    26cc:	b7 01       	movw	r22, r14
    26ce:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    26d2:	dc 01       	movw	r26, r24
    26d4:	cb 01       	movw	r24, r22
    26d6:	bc 01       	movw	r22, r24
    26d8:	cd 01       	movw	r24, r26
    26da:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26de:	dc 01       	movw	r26, r24
    26e0:	cb 01       	movw	r24, r22
    26e2:	80 93 6e 01 	sts	0x016E, r24
		/*Calculate average*/
		AVG_TEMP_SENSING=AVG_TEMP_SENSING/NUM_OF_SENSING_TEMP;
    26e6:	80 91 6e 01 	lds	r24, 0x016E
    26ea:	9a e0       	ldi	r25, 0x0A	; 10
    26ec:	69 2f       	mov	r22, r25
    26ee:	0e 94 cf 15 	call	0x2b9e	; 0x2b9e <__udivmodqi4>
    26f2:	80 93 6e 01 	sts	0x016E, r24

		/*makes value of counter for 100ms interrupt equals zero to start count again*/
		TIME_100mS_COUNTER=0;
    26f6:	10 92 99 01 	sts	0x0199, r1

		/*set preload of timer0 with TIMER0_PRELOAD to make timer0 interrupt occur almost every 1ms second*/
		TCNT0 = TIMER0_PRELOAD;
    26fa:	e2 e5       	ldi	r30, 0x52	; 82
    26fc:	f0 e0       	ldi	r31, 0x00	; 0
    26fe:	88 e5       	ldi	r24, 0x58	; 88
    2700:	80 83       	st	Z, r24
	}
	EnableAllInterrupts();
    2702:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <EnableAllInterrupts>
}
    2706:	26 96       	adiw	r28, 0x06	; 6
    2708:	de bf       	out	0x3e, r29	; 62
    270a:	cd bf       	out	0x3d, r28	; 61
    270c:	cf 91       	pop	r28
    270e:	df 91       	pop	r29
    2710:	ff 91       	pop	r31
    2712:	ef 91       	pop	r30
    2714:	bf 91       	pop	r27
    2716:	af 91       	pop	r26
    2718:	9f 91       	pop	r25
    271a:	8f 91       	pop	r24
    271c:	7f 91       	pop	r23
    271e:	6f 91       	pop	r22
    2720:	5f 91       	pop	r21
    2722:	4f 91       	pop	r20
    2724:	3f 91       	pop	r19
    2726:	2f 91       	pop	r18
    2728:	1f 91       	pop	r17
    272a:	0f 91       	pop	r16
    272c:	ff 90       	pop	r15
    272e:	ef 90       	pop	r14
    2730:	0f 90       	pop	r0
    2732:	0f be       	out	0x3f, r0	; 63
    2734:	0f 90       	pop	r0
    2736:	1f 90       	pop	r1
    2738:	18 95       	reti

0000273a <setting_mode>:



/*put the Electric Water Heater in the sitting mode operation*/
void setting_mode()
{
    273a:	df 93       	push	r29
    273c:	cf 93       	push	r28
    273e:	cd b7       	in	r28, 0x3d	; 61
    2740:	de b7       	in	r29, 0x3e	; 62
	/*once it enter the sitting mode it will not out unless no button up or down pressed for 5 second*/
	while (1)
	{
		/*must be still in setting mode*/
		if(Button_Pressed(UP_BUTTON)&&SETTING_MODE_STATE==TRUE)
    2742:	81 e0       	ldi	r24, 0x01	; 1
    2744:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    2748:	88 23       	and	r24, r24
    274a:	09 f4       	brne	.+2      	; 0x274e <setting_mode+0x14>
    274c:	65 c0       	rjmp	.+202    	; 0x2818 <setting_mode+0xde>
    274e:	80 91 6b 01 	lds	r24, 0x016B
    2752:	81 30       	cpi	r24, 0x01	; 1
    2754:	09 f0       	breq	.+2      	; 0x2758 <setting_mode+0x1e>
    2756:	60 c0       	rjmp	.+192    	; 0x2818 <setting_mode+0xde>
		{
			while(Button_Pressed(UP_BUTTON));
    2758:	81 e0       	ldi	r24, 0x01	; 1
    275a:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    275e:	88 23       	and	r24, r24
    2760:	d9 f7       	brne	.-10     	; 0x2758 <setting_mode+0x1e>
			/*The maximum possible set temperature is 75 degrees*/
			if(SITTING_TEMP<75)
    2762:	80 91 68 01 	lds	r24, 0x0168
    2766:	8b 34       	cpi	r24, 0x4B	; 75
    2768:	a0 f4       	brcc	.+40     	; 0x2792 <setting_mode+0x58>
			{
				/*if button up pressed setting temperature increase by 5 degrees*/
				SITTING_TEMP+=5;
    276a:	80 91 68 01 	lds	r24, 0x0168
    276e:	8b 5f       	subi	r24, 0xFB	; 251
    2770:	80 93 68 01 	sts	0x0168, r24
				/*
				 * makes value of counter for 5 second interrupt equals zero
				 * so the electric water heater doesn't out from setting mode
				 */
				TIME_5S_COUNTER=0;
    2774:	10 92 98 01 	sts	0x0198, r1
				/*update SSD with the updated setting temperature*/
				SSD_DelayWithDisaplayMS(SITTING_TEMP,100);
    2778:	80 91 68 01 	lds	r24, 0x0168
    277c:	64 e6       	ldi	r22, 0x64	; 100
    277e:	70 e0       	ldi	r23, 0x00	; 0
    2780:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <SSD_DelayWithDisaplayMS>
				/*save the last updated temperature*/
				EEPROM24C16_Write_Byte(0,SITTING_TEMP);
    2784:	20 91 68 01 	lds	r18, 0x0168
    2788:	80 e0       	ldi	r24, 0x00	; 0
    278a:	90 e0       	ldi	r25, 0x00	; 0
    278c:	62 2f       	mov	r22, r18
    278e:	0e 94 ee 10 	call	0x21dc	; 0x21dc <EEPROM24C16_Write_Byte>
			/*
			 * if the current water temperature is less than the set temperature by 5 degrees
			 * heating element should be ON
			 * cooling element should be OFF
			 * */
			if(AVG_TEMP_SENSING==(SITTING_TEMP-5))
    2792:	80 91 6e 01 	lds	r24, 0x016E
    2796:	28 2f       	mov	r18, r24
    2798:	30 e0       	ldi	r19, 0x00	; 0
    279a:	80 91 68 01 	lds	r24, 0x0168
    279e:	88 2f       	mov	r24, r24
    27a0:	90 e0       	ldi	r25, 0x00	; 0
    27a2:	05 97       	sbiw	r24, 0x05	; 5
    27a4:	28 17       	cp	r18, r24
    27a6:	39 07       	cpc	r19, r25
    27a8:	a1 f4       	brne	.+40     	; 0x27d2 <setting_mode+0x98>
			{
				Dio_WriteChannel(HEATING_ELEMENT_REG,HEATING_ELEMENT_PIN,STD_HIGH);
    27aa:	e8 e3       	ldi	r30, 0x38	; 56
    27ac:	f0 e0       	ldi	r31, 0x00	; 0
    27ae:	80 81       	ld	r24, Z
    27b0:	60 e0       	ldi	r22, 0x00	; 0
    27b2:	41 e0       	ldi	r20, 0x01	; 1
    27b4:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				Dio_WriteChannel(COOLING_ELEMENT_REG,COOLING_ELEMENT_PIN,STD_LOW);
    27b8:	e8 e3       	ldi	r30, 0x38	; 56
    27ba:	f0 e0       	ldi	r31, 0x00	; 0
    27bc:	80 81       	ld	r24, Z
    27be:	61 e0       	ldi	r22, 0x01	; 1
    27c0:	40 e0       	ldi	r20, 0x00	; 0
    27c2:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				HEATING_ELEMENT_STATE=TRUE;
    27c6:	81 e0       	ldi	r24, 0x01	; 1
    27c8:	80 93 6c 01 	sts	0x016C, r24
				COOLING_ELEMENT_STATE=FALSE;
    27cc:	10 92 6d 01 	sts	0x016D, r1
    27d0:	b8 cf       	rjmp	.-144    	; 0x2742 <setting_mode+0x8>
			/*
			 * if the current water temperature is grater than the set temperature by 5 degrees
			 * heating element should be OFF
			 * cooling element should be ON
			 * */
			else if((AVG_TEMP_SENSING-5)==SITTING_TEMP)
    27d2:	80 91 6e 01 	lds	r24, 0x016E
    27d6:	88 2f       	mov	r24, r24
    27d8:	90 e0       	ldi	r25, 0x00	; 0
    27da:	9c 01       	movw	r18, r24
    27dc:	25 50       	subi	r18, 0x05	; 5
    27de:	30 40       	sbci	r19, 0x00	; 0
    27e0:	80 91 68 01 	lds	r24, 0x0168
    27e4:	88 2f       	mov	r24, r24
    27e6:	90 e0       	ldi	r25, 0x00	; 0
    27e8:	28 17       	cp	r18, r24
    27ea:	39 07       	cpc	r19, r25
    27ec:	09 f0       	breq	.+2      	; 0x27f0 <setting_mode+0xb6>
    27ee:	a9 cf       	rjmp	.-174    	; 0x2742 <setting_mode+0x8>
			{
				Dio_WriteChannel(HEATING_ELEMENT_REG,HEATING_ELEMENT_PIN,STD_LOW);
    27f0:	e8 e3       	ldi	r30, 0x38	; 56
    27f2:	f0 e0       	ldi	r31, 0x00	; 0
    27f4:	80 81       	ld	r24, Z
    27f6:	60 e0       	ldi	r22, 0x00	; 0
    27f8:	40 e0       	ldi	r20, 0x00	; 0
    27fa:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				Dio_WriteChannel(COOLING_ELEMENT_REG,COOLING_ELEMENT_PIN,STD_HIGH);
    27fe:	e8 e3       	ldi	r30, 0x38	; 56
    2800:	f0 e0       	ldi	r31, 0x00	; 0
    2802:	80 81       	ld	r24, Z
    2804:	61 e0       	ldi	r22, 0x01	; 1
    2806:	41 e0       	ldi	r20, 0x01	; 1
    2808:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				HEATING_ELEMENT_STATE=FALSE;
    280c:	10 92 6c 01 	sts	0x016C, r1
				COOLING_ELEMENT_STATE=TRUE;
    2810:	81 e0       	ldi	r24, 0x01	; 1
    2812:	80 93 6d 01 	sts	0x016D, r24
    2816:	95 cf       	rjmp	.-214    	; 0x2742 <setting_mode+0x8>
			}
		}
		else if(Button_Pressed(DOWN_BUTTON)&&SETTING_MODE_STATE==TRUE)
    2818:	82 e0       	ldi	r24, 0x02	; 2
    281a:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    281e:	88 23       	and	r24, r24
    2820:	09 f4       	brne	.+2      	; 0x2824 <setting_mode+0xea>
    2822:	65 c0       	rjmp	.+202    	; 0x28ee <setting_mode+0x1b4>
    2824:	80 91 6b 01 	lds	r24, 0x016B
    2828:	81 30       	cpi	r24, 0x01	; 1
    282a:	09 f0       	breq	.+2      	; 0x282e <setting_mode+0xf4>
    282c:	60 c0       	rjmp	.+192    	; 0x28ee <setting_mode+0x1b4>
		{
			while(Button_Pressed(DOWN_BUTTON));
    282e:	82 e0       	ldi	r24, 0x02	; 2
    2830:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    2834:	88 23       	and	r24, r24
    2836:	d9 f7       	brne	.-10     	; 0x282e <setting_mode+0xf4>
			if(SITTING_TEMP>35)
    2838:	80 91 68 01 	lds	r24, 0x0168
    283c:	84 32       	cpi	r24, 0x24	; 36
    283e:	a0 f0       	brcs	.+40     	; 0x2868 <setting_mode+0x12e>
			{
				/*if button down pressed setting temperature decrease by 5 degrees*/
				SITTING_TEMP-=5;
    2840:	80 91 68 01 	lds	r24, 0x0168
    2844:	85 50       	subi	r24, 0x05	; 5
    2846:	80 93 68 01 	sts	0x0168, r24
				TIME_5S_COUNTER=0;
    284a:	10 92 98 01 	sts	0x0198, r1
				/*update SSD with the updated setting temperature*/
				SSD_DelayWithDisaplayMS(SITTING_TEMP,100);
    284e:	80 91 68 01 	lds	r24, 0x0168
    2852:	64 e6       	ldi	r22, 0x64	; 100
    2854:	70 e0       	ldi	r23, 0x00	; 0
    2856:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <SSD_DelayWithDisaplayMS>
				/*save the last updated temperature*/
				EEPROM24C16_Write_Byte(0,SITTING_TEMP);
    285a:	20 91 68 01 	lds	r18, 0x0168
    285e:	80 e0       	ldi	r24, 0x00	; 0
    2860:	90 e0       	ldi	r25, 0x00	; 0
    2862:	62 2f       	mov	r22, r18
    2864:	0e 94 ee 10 	call	0x21dc	; 0x21dc <EEPROM24C16_Write_Byte>
			/*
			 * if the current water temperature is less than the set temperature by 5 degrees
			 * heating element should be ON
			 * cooling element should be OFF
			 * */
			if(AVG_TEMP_SENSING==(SITTING_TEMP-5))
    2868:	80 91 6e 01 	lds	r24, 0x016E
    286c:	28 2f       	mov	r18, r24
    286e:	30 e0       	ldi	r19, 0x00	; 0
    2870:	80 91 68 01 	lds	r24, 0x0168
    2874:	88 2f       	mov	r24, r24
    2876:	90 e0       	ldi	r25, 0x00	; 0
    2878:	05 97       	sbiw	r24, 0x05	; 5
    287a:	28 17       	cp	r18, r24
    287c:	39 07       	cpc	r19, r25
    287e:	a1 f4       	brne	.+40     	; 0x28a8 <setting_mode+0x16e>
			{
				Dio_WriteChannel(HEATING_ELEMENT_REG,HEATING_ELEMENT_PIN,STD_HIGH);
    2880:	e8 e3       	ldi	r30, 0x38	; 56
    2882:	f0 e0       	ldi	r31, 0x00	; 0
    2884:	80 81       	ld	r24, Z
    2886:	60 e0       	ldi	r22, 0x00	; 0
    2888:	41 e0       	ldi	r20, 0x01	; 1
    288a:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				Dio_WriteChannel(COOLING_ELEMENT_REG,COOLING_ELEMENT_PIN,STD_LOW);
    288e:	e8 e3       	ldi	r30, 0x38	; 56
    2890:	f0 e0       	ldi	r31, 0x00	; 0
    2892:	80 81       	ld	r24, Z
    2894:	61 e0       	ldi	r22, 0x01	; 1
    2896:	40 e0       	ldi	r20, 0x00	; 0
    2898:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				HEATING_ELEMENT_STATE=TRUE;
    289c:	81 e0       	ldi	r24, 0x01	; 1
    289e:	80 93 6c 01 	sts	0x016C, r24
				COOLING_ELEMENT_STATE=FALSE;
    28a2:	10 92 6d 01 	sts	0x016D, r1
    28a6:	4d cf       	rjmp	.-358    	; 0x2742 <setting_mode+0x8>
			/*
			 * if the current water temperature is grater than the set temperature by 5 degrees
			 * heating element should be OFF
			 * cooling element should be ON
			 * */
			else if((AVG_TEMP_SENSING-5)==SITTING_TEMP)
    28a8:	80 91 6e 01 	lds	r24, 0x016E
    28ac:	88 2f       	mov	r24, r24
    28ae:	90 e0       	ldi	r25, 0x00	; 0
    28b0:	9c 01       	movw	r18, r24
    28b2:	25 50       	subi	r18, 0x05	; 5
    28b4:	30 40       	sbci	r19, 0x00	; 0
    28b6:	80 91 68 01 	lds	r24, 0x0168
    28ba:	88 2f       	mov	r24, r24
    28bc:	90 e0       	ldi	r25, 0x00	; 0
    28be:	28 17       	cp	r18, r24
    28c0:	39 07       	cpc	r19, r25
    28c2:	09 f0       	breq	.+2      	; 0x28c6 <setting_mode+0x18c>
    28c4:	3e cf       	rjmp	.-388    	; 0x2742 <setting_mode+0x8>
			{
				Dio_WriteChannel(HEATING_ELEMENT_REG,HEATING_ELEMENT_PIN,STD_LOW);
    28c6:	e8 e3       	ldi	r30, 0x38	; 56
    28c8:	f0 e0       	ldi	r31, 0x00	; 0
    28ca:	80 81       	ld	r24, Z
    28cc:	60 e0       	ldi	r22, 0x00	; 0
    28ce:	40 e0       	ldi	r20, 0x00	; 0
    28d0:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				Dio_WriteChannel(COOLING_ELEMENT_REG,COOLING_ELEMENT_PIN,STD_HIGH);
    28d4:	e8 e3       	ldi	r30, 0x38	; 56
    28d6:	f0 e0       	ldi	r31, 0x00	; 0
    28d8:	80 81       	ld	r24, Z
    28da:	61 e0       	ldi	r22, 0x01	; 1
    28dc:	41 e0       	ldi	r20, 0x01	; 1
    28de:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				HEATING_ELEMENT_STATE=FALSE;
    28e2:	10 92 6c 01 	sts	0x016C, r1
				COOLING_ELEMENT_STATE=TRUE;
    28e6:	81 e0       	ldi	r24, 0x01	; 1
    28e8:	80 93 6d 01 	sts	0x016D, r24
    28ec:	2a cf       	rjmp	.-428    	; 0x2742 <setting_mode+0x8>
			}
		}
		else if(SETTING_MODE_STATE==FALSE)
    28ee:	80 91 6b 01 	lds	r24, 0x016B
    28f2:	88 23       	and	r24, r24
    28f4:	09 f0       	breq	.+2      	; 0x28f8 <setting_mode+0x1be>
    28f6:	25 cf       	rjmp	.-438    	; 0x2742 <setting_mode+0x8>
			/*
			 * if the current water temperature is less than the set temperature by 5 degrees
			 * heating element should be ON
			 * cooling element should be OFF
			 * */
			if(AVG_TEMP_SENSING==(SITTING_TEMP-5))
    28f8:	80 91 6e 01 	lds	r24, 0x016E
    28fc:	28 2f       	mov	r18, r24
    28fe:	30 e0       	ldi	r19, 0x00	; 0
    2900:	80 91 68 01 	lds	r24, 0x0168
    2904:	88 2f       	mov	r24, r24
    2906:	90 e0       	ldi	r25, 0x00	; 0
    2908:	05 97       	sbiw	r24, 0x05	; 5
    290a:	28 17       	cp	r18, r24
    290c:	39 07       	cpc	r19, r25
    290e:	a1 f4       	brne	.+40     	; 0x2938 <setting_mode+0x1fe>
			{
				Dio_WriteChannel(HEATING_ELEMENT_REG,HEATING_ELEMENT_PIN,STD_HIGH);
    2910:	e8 e3       	ldi	r30, 0x38	; 56
    2912:	f0 e0       	ldi	r31, 0x00	; 0
    2914:	80 81       	ld	r24, Z
    2916:	60 e0       	ldi	r22, 0x00	; 0
    2918:	41 e0       	ldi	r20, 0x01	; 1
    291a:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				Dio_WriteChannel(COOLING_ELEMENT_REG,COOLING_ELEMENT_PIN,STD_LOW);
    291e:	e8 e3       	ldi	r30, 0x38	; 56
    2920:	f0 e0       	ldi	r31, 0x00	; 0
    2922:	80 81       	ld	r24, Z
    2924:	61 e0       	ldi	r22, 0x01	; 1
    2926:	40 e0       	ldi	r20, 0x00	; 0
    2928:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				HEATING_ELEMENT_STATE=TRUE;
    292c:	81 e0       	ldi	r24, 0x01	; 1
    292e:	80 93 6c 01 	sts	0x016C, r24
				COOLING_ELEMENT_STATE=FALSE;
    2932:	10 92 6d 01 	sts	0x016D, r1
    2936:	21 c0       	rjmp	.+66     	; 0x297a <setting_mode+0x240>
			/*
			 * if the current water temperature is grater than the set temperature by 5 degrees
			 * heating element should be OFF
			 * cooling element should be ON
			 * */
			else if((AVG_TEMP_SENSING-5)==SITTING_TEMP)
    2938:	80 91 6e 01 	lds	r24, 0x016E
    293c:	88 2f       	mov	r24, r24
    293e:	90 e0       	ldi	r25, 0x00	; 0
    2940:	9c 01       	movw	r18, r24
    2942:	25 50       	subi	r18, 0x05	; 5
    2944:	30 40       	sbci	r19, 0x00	; 0
    2946:	80 91 68 01 	lds	r24, 0x0168
    294a:	88 2f       	mov	r24, r24
    294c:	90 e0       	ldi	r25, 0x00	; 0
    294e:	28 17       	cp	r18, r24
    2950:	39 07       	cpc	r19, r25
    2952:	99 f4       	brne	.+38     	; 0x297a <setting_mode+0x240>
			{
				Dio_WriteChannel(HEATING_ELEMENT_REG,HEATING_ELEMENT_PIN,STD_LOW);
    2954:	e8 e3       	ldi	r30, 0x38	; 56
    2956:	f0 e0       	ldi	r31, 0x00	; 0
    2958:	80 81       	ld	r24, Z
    295a:	60 e0       	ldi	r22, 0x00	; 0
    295c:	40 e0       	ldi	r20, 0x00	; 0
    295e:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				Dio_WriteChannel(COOLING_ELEMENT_REG,COOLING_ELEMENT_PIN,STD_HIGH);
    2962:	e8 e3       	ldi	r30, 0x38	; 56
    2964:	f0 e0       	ldi	r31, 0x00	; 0
    2966:	80 81       	ld	r24, Z
    2968:	61 e0       	ldi	r22, 0x01	; 1
    296a:	41 e0       	ldi	r20, 0x01	; 1
    296c:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				HEATING_ELEMENT_STATE=FALSE;
    2970:	10 92 6c 01 	sts	0x016C, r1
				COOLING_ELEMENT_STATE=TRUE;
    2974:	81 e0       	ldi	r24, 0x01	; 1
    2976:	80 93 6d 01 	sts	0x016D, r24
			}
			/*update SSD with the updated setting temperature*/
			SSD_DelayWithDisaplayMS(AVG_TEMP_SENSING,100);
    297a:	80 91 6e 01 	lds	r24, 0x016E
    297e:	64 e6       	ldi	r22, 0x64	; 100
    2980:	70 e0       	ldi	r23, 0x00	; 0
    2982:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <SSD_DelayWithDisaplayMS>
			/*save the last updated temperature*/
			EEPROM24C16_Write_Byte(0,SITTING_TEMP);
    2986:	20 91 68 01 	lds	r18, 0x0168
    298a:	80 e0       	ldi	r24, 0x00	; 0
    298c:	90 e0       	ldi	r25, 0x00	; 0
    298e:	62 2f       	mov	r22, r18
    2990:	0e 94 ee 10 	call	0x21dc	; 0x21dc <EEPROM24C16_Write_Byte>
//			EEPROM_Write(0,SITTING_TEMP);
			return;
		}
	}

}
    2994:	cf 91       	pop	r28
    2996:	df 91       	pop	r29
    2998:	08 95       	ret

0000299a <main>:




int main(void)
{
    299a:	df 93       	push	r29
    299c:	cf 93       	push	r28
    299e:	cd b7       	in	r28, 0x3d	; 61
    29a0:	de b7       	in	r29, 0x3e	; 62

	/*Initiation of BUTTONs, LED and External EEPROM  peripherals*/
	Button_Init();
    29a2:	0e 94 e4 11 	call	0x23c8	; 0x23c8 <Button_Init>
	Led_Init();
    29a6:	0e 94 3f 10 	call	0x207e	; 0x207e <Led_Init>
	SSD_Init();
    29aa:	0e 94 5b 0e 	call	0x1cb6	; 0x1cb6 <SSD_Init>
//	EEPROM24C16_Init();

	/*configure pins of heating and cooling elements*/
	Dio_ConfigChannel(HEATING_ELEMENT_REG,HEATING_ELEMENT_PIN,OUTPUT);
    29ae:	e8 e3       	ldi	r30, 0x38	; 56
    29b0:	f0 e0       	ldi	r31, 0x00	; 0
    29b2:	80 81       	ld	r24, Z
    29b4:	60 e0       	ldi	r22, 0x00	; 0
    29b6:	41 e0       	ldi	r20, 0x01	; 1
    29b8:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_ConfigChannel>
	Dio_ConfigChannel(COOLING_ELEMENT_REG,COOLING_ELEMENT_PIN,OUTPUT);
    29bc:	e8 e3       	ldi	r30, 0x38	; 56
    29be:	f0 e0       	ldi	r31, 0x00	; 0
    29c0:	80 81       	ld	r24, Z
    29c2:	61 e0       	ldi	r22, 0x01	; 1
    29c4:	41 e0       	ldi	r20, 0x01	; 1
    29c6:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_ConfigChannel>

	/*heating and cooling elements are in OFF state at by default */
	Dio_WriteChannel(HEATING_ELEMENT_REG,HEATING_ELEMENT_PIN,STD_LOW);
    29ca:	e8 e3       	ldi	r30, 0x38	; 56
    29cc:	f0 e0       	ldi	r31, 0x00	; 0
    29ce:	80 81       	ld	r24, Z
    29d0:	60 e0       	ldi	r22, 0x00	; 0
    29d2:	40 e0       	ldi	r20, 0x00	; 0
    29d4:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
	Dio_WriteChannel(COOLING_ELEMENT_REG,COOLING_ELEMENT_PIN,STD_LOW);
    29d8:	e8 e3       	ldi	r30, 0x38	; 56
    29da:	f0 e0       	ldi	r31, 0x00	; 0
    29dc:	80 81       	ld	r24, Z
    29de:	61 e0       	ldi	r22, 0x01	; 1
    29e0:	40 e0       	ldi	r20, 0x00	; 0
    29e2:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>

	/*put heating and cooling LEDs in OFF state*/
	Led_OFF(COOLING_ELEMENT_LED);
    29e6:	82 e0       	ldi	r24, 0x02	; 2
    29e8:	0e 94 86 10 	call	0x210c	; 0x210c <Led_OFF>
	Led_OFF(HEATING_ELEMENT_LED);
    29ec:	81 e0       	ldi	r24, 0x01	; 1
    29ee:	0e 94 86 10 	call	0x210c	; 0x210c <Led_OFF>



	while (1)
	{
		SSD_DelayWithDisaplayMS(AVG_TEMP_SENSING,100);
    29f2:	80 91 6e 01 	lds	r24, 0x016E
    29f6:	64 e6       	ldi	r22, 0x64	; 100
    29f8:	70 e0       	ldi	r23, 0x00	; 0
    29fa:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <SSD_DelayWithDisaplayMS>
		/*
		 * when power is connected the Electric Water Heater is in OFF state
		 * must release ON_OFF_BUTTON to enter in ON state
		 * */
		/*ON_OFF_BUTTON is PULL down to take action when it release*/
		if(Button_Pressed(ON_OFF_BUTTON)&&ON_OFF_STATE==FALSE)
    29fe:	80 e0       	ldi	r24, 0x00	; 0
    2a00:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    2a04:	88 23       	and	r24, r24
    2a06:	09 f4       	brne	.+2      	; 0x2a0a <main+0x70>
    2a08:	5f c0       	rjmp	.+190    	; 0x2ac8 <main+0x12e>
    2a0a:	80 91 6a 01 	lds	r24, 0x016A
    2a0e:	88 23       	and	r24, r24
    2a10:	09 f0       	breq	.+2      	; 0x2a14 <main+0x7a>
    2a12:	5a c0       	rjmp	.+180    	; 0x2ac8 <main+0x12e>
		{
			while(Button_Pressed(ON_OFF_BUTTON));
    2a14:	80 e0       	ldi	r24, 0x00	; 0
    2a16:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    2a1a:	88 23       	and	r24, r24
    2a1c:	d9 f7       	brne	.-10     	; 0x2a14 <main+0x7a>

			Led_ON(ON_OFF_LED);
    2a1e:	80 e0       	ldi	r24, 0x00	; 0
    2a20:	0e 94 55 10 	call	0x20aa	; 0x20aa <Led_ON>

			/*retrieved the stored set temperature from the External EPPROM*/
			SITTING_TEMP=EEPROM24C16_Read_Byte(0);
    2a24:	80 e0       	ldi	r24, 0x00	; 0
    2a26:	90 e0       	ldi	r25, 0x00	; 0
    2a28:	0e 94 9c 11 	call	0x2338	; 0x2338 <EEPROM24C16_Read_Byte>
    2a2c:	80 93 68 01 	sts	0x0168, r24
//			SITTING_TEMP=EEPROM_Read(0);

			ON_OFF_STATE=TRUE;
    2a30:	81 e0       	ldi	r24, 0x01	; 1
    2a32:	80 93 6a 01 	sts	0x016A, r24

			/*display the current water temperature*/
			SSD_DelayWithDisaplayMS(AVG_TEMP_SENSING,1000);
    2a36:	80 91 6e 01 	lds	r24, 0x016E
    2a3a:	68 ee       	ldi	r22, 0xE8	; 232
    2a3c:	73 e0       	ldi	r23, 0x03	; 3
    2a3e:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <SSD_DelayWithDisaplayMS>
			/*
			 * if the current water temperature is less than the set temperature by 5 degrees
			 * heating element should be ON
			 * cooling element should be OFF
			 * */
			if(AVG_TEMP_SENSING==(SITTING_TEMP-5))
    2a42:	80 91 6e 01 	lds	r24, 0x016E
    2a46:	28 2f       	mov	r18, r24
    2a48:	30 e0       	ldi	r19, 0x00	; 0
    2a4a:	80 91 68 01 	lds	r24, 0x0168
    2a4e:	88 2f       	mov	r24, r24
    2a50:	90 e0       	ldi	r25, 0x00	; 0
    2a52:	05 97       	sbiw	r24, 0x05	; 5
    2a54:	28 17       	cp	r18, r24
    2a56:	39 07       	cpc	r19, r25
    2a58:	a1 f4       	brne	.+40     	; 0x2a82 <main+0xe8>
			{
				Dio_WriteChannel(HEATING_ELEMENT_REG,HEATING_ELEMENT_PIN,STD_HIGH);
    2a5a:	e8 e3       	ldi	r30, 0x38	; 56
    2a5c:	f0 e0       	ldi	r31, 0x00	; 0
    2a5e:	80 81       	ld	r24, Z
    2a60:	60 e0       	ldi	r22, 0x00	; 0
    2a62:	41 e0       	ldi	r20, 0x01	; 1
    2a64:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				Dio_WriteChannel(COOLING_ELEMENT_REG,COOLING_ELEMENT_PIN,STD_LOW);
    2a68:	e8 e3       	ldi	r30, 0x38	; 56
    2a6a:	f0 e0       	ldi	r31, 0x00	; 0
    2a6c:	80 81       	ld	r24, Z
    2a6e:	61 e0       	ldi	r22, 0x01	; 1
    2a70:	40 e0       	ldi	r20, 0x00	; 0
    2a72:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				HEATING_ELEMENT_STATE=TRUE;
    2a76:	81 e0       	ldi	r24, 0x01	; 1
    2a78:	80 93 6c 01 	sts	0x016C, r24
				COOLING_ELEMENT_STATE=FALSE;
    2a7c:	10 92 6d 01 	sts	0x016D, r1
    2a80:	50 c0       	rjmp	.+160    	; 0x2b22 <main+0x188>
			/*
			 * if the current water temperature is grater than the set temperature by 5 degrees
			 * heating element should be OFF
			 * cooling element should be ON
			 * */
			else if((AVG_TEMP_SENSING-5)==SITTING_TEMP)
    2a82:	80 91 6e 01 	lds	r24, 0x016E
    2a86:	88 2f       	mov	r24, r24
    2a88:	90 e0       	ldi	r25, 0x00	; 0
    2a8a:	9c 01       	movw	r18, r24
    2a8c:	25 50       	subi	r18, 0x05	; 5
    2a8e:	30 40       	sbci	r19, 0x00	; 0
    2a90:	80 91 68 01 	lds	r24, 0x0168
    2a94:	88 2f       	mov	r24, r24
    2a96:	90 e0       	ldi	r25, 0x00	; 0
    2a98:	28 17       	cp	r18, r24
    2a9a:	39 07       	cpc	r19, r25
    2a9c:	09 f0       	breq	.+2      	; 0x2aa0 <main+0x106>
    2a9e:	41 c0       	rjmp	.+130    	; 0x2b22 <main+0x188>
			{
				Dio_WriteChannel(HEATING_ELEMENT_REG,HEATING_ELEMENT_PIN,STD_LOW);
    2aa0:	e8 e3       	ldi	r30, 0x38	; 56
    2aa2:	f0 e0       	ldi	r31, 0x00	; 0
    2aa4:	80 81       	ld	r24, Z
    2aa6:	60 e0       	ldi	r22, 0x00	; 0
    2aa8:	40 e0       	ldi	r20, 0x00	; 0
    2aaa:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				Dio_WriteChannel(COOLING_ELEMENT_REG,COOLING_ELEMENT_PIN,STD_HIGH);
    2aae:	e8 e3       	ldi	r30, 0x38	; 56
    2ab0:	f0 e0       	ldi	r31, 0x00	; 0
    2ab2:	80 81       	ld	r24, Z
    2ab4:	61 e0       	ldi	r22, 0x01	; 1
    2ab6:	41 e0       	ldi	r20, 0x01	; 1
    2ab8:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
				HEATING_ELEMENT_STATE=FALSE;
    2abc:	10 92 6c 01 	sts	0x016C, r1
				COOLING_ELEMENT_STATE=TRUE;
    2ac0:	81 e0       	ldi	r24, 0x01	; 1
    2ac2:	80 93 6d 01 	sts	0x016D, r24
    2ac6:	2d c0       	rjmp	.+90     	; 0x2b22 <main+0x188>
			}
		}

		/*if ON_OFF_BUTTON release when the electric water heater in ON state put every thing in OFF state*/
		else if(Button_Pressed(ON_OFF_BUTTON)&&ON_OFF_STATE==TRUE)
    2ac8:	80 e0       	ldi	r24, 0x00	; 0
    2aca:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    2ace:	88 23       	and	r24, r24
    2ad0:	41 f1       	breq	.+80     	; 0x2b22 <main+0x188>
    2ad2:	80 91 6a 01 	lds	r24, 0x016A
    2ad6:	81 30       	cpi	r24, 0x01	; 1
    2ad8:	21 f5       	brne	.+72     	; 0x2b22 <main+0x188>
		{
			while(Button_Pressed(ON_OFF_BUTTON));
    2ada:	80 e0       	ldi	r24, 0x00	; 0
    2adc:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    2ae0:	88 23       	and	r24, r24
    2ae2:	d9 f7       	brne	.-10     	; 0x2ada <main+0x140>
			/*OFF the led of ON_OFF_STATE*/
			Led_OFF(ON_OFF_LED);
    2ae4:	80 e0       	ldi	r24, 0x00	; 0
    2ae6:	0e 94 86 10 	call	0x210c	; 0x210c <Led_OFF>

			/*OFF the heating element and cooling element*/
			Dio_WriteChannel(HEATING_ELEMENT_REG,HEATING_ELEMENT_PIN,STD_LOW);
    2aea:	e8 e3       	ldi	r30, 0x38	; 56
    2aec:	f0 e0       	ldi	r31, 0x00	; 0
    2aee:	80 81       	ld	r24, Z
    2af0:	60 e0       	ldi	r22, 0x00	; 0
    2af2:	40 e0       	ldi	r20, 0x00	; 0
    2af4:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>
			Dio_WriteChannel(COOLING_ELEMENT_REG,COOLING_ELEMENT_PIN,STD_LOW);
    2af8:	e8 e3       	ldi	r30, 0x38	; 56
    2afa:	f0 e0       	ldi	r31, 0x00	; 0
    2afc:	80 81       	ld	r24, Z
    2afe:	61 e0       	ldi	r22, 0x01	; 1
    2b00:	40 e0       	ldi	r20, 0x00	; 0
    2b02:	0e 94 31 0b 	call	0x1662	; 0x1662 <Dio_WriteChannel>

			/*save last updated setting temperature*/
			EEPROM24C16_Write_Byte(0,SITTING_TEMP);
    2b06:	20 91 68 01 	lds	r18, 0x0168
    2b0a:	80 e0       	ldi	r24, 0x00	; 0
    2b0c:	90 e0       	ldi	r25, 0x00	; 0
    2b0e:	62 2f       	mov	r22, r18
    2b10:	0e 94 ee 10 	call	0x21dc	; 0x21dc <EEPROM24C16_Write_Byte>
//			EEPROM_Write(0,SITTING_TEMP);

			/*SSD show zero when the Electric Water Heater is OFF*/
			SSD_DelayWithDisaplayMS(0,100);
    2b14:	80 e0       	ldi	r24, 0x00	; 0
    2b16:	64 e6       	ldi	r22, 0x64	; 100
    2b18:	70 e0       	ldi	r23, 0x00	; 0
    2b1a:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <SSD_DelayWithDisaplayMS>
			/*update ON_OFF_STATE to be OFF*/
			ON_OFF_STATE=FALSE;
    2b1e:	10 92 6a 01 	sts	0x016A, r1
		}
		/*The first Up or Down button press, enters the temperature setting mode*/
		if((Button_Pressed(UP_BUTTON)||Button_Pressed(DOWN_BUTTON))&&ON_OFF_STATE==TRUE)
    2b22:	81 e0       	ldi	r24, 0x01	; 1
    2b24:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    2b28:	88 23       	and	r24, r24
    2b2a:	31 f4       	brne	.+12     	; 0x2b38 <main+0x19e>
    2b2c:	82 e0       	ldi	r24, 0x02	; 2
    2b2e:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    2b32:	88 23       	and	r24, r24
    2b34:	09 f4       	brne	.+2      	; 0x2b38 <main+0x19e>
    2b36:	5d cf       	rjmp	.-326    	; 0x29f2 <main+0x58>
    2b38:	80 91 6a 01 	lds	r24, 0x016A
    2b3c:	81 30       	cpi	r24, 0x01	; 1
    2b3e:	09 f0       	breq	.+2      	; 0x2b42 <main+0x1a8>
    2b40:	58 cf       	rjmp	.-336    	; 0x29f2 <main+0x58>
		{
			while(Button_Pressed(UP_BUTTON)||Button_Pressed(DOWN_BUTTON));
    2b42:	81 e0       	ldi	r24, 0x01	; 1
    2b44:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    2b48:	88 23       	and	r24, r24
    2b4a:	d9 f7       	brne	.-10     	; 0x2b42 <main+0x1a8>
    2b4c:	82 e0       	ldi	r24, 0x02	; 2
    2b4e:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <Button_Pressed>
    2b52:	88 23       	and	r24, r24
    2b54:	b1 f7       	brne	.-20     	; 0x2b42 <main+0x1a8>

			SETTING_MODE_STATE=TRUE;
    2b56:	81 e0       	ldi	r24, 0x01	; 1
    2b58:	80 93 6b 01 	sts	0x016B, r24
			Led_Toggle(LED1);
    2b5c:	81 e0       	ldi	r24, 0x01	; 1
    2b5e:	0e 94 b7 10 	call	0x216e	; 0x216e <Led_Toggle>
			/*
			 * Confider the timer0
			 * by setting preload and prescaler
			 * and enable interrupt of timer0
			 * so interrupt occurs almost every 1ms so can use it to make 100ms
			 */TIMER0_TCNT0_REG=TIMER0_PRELOAD;
    2b62:	e2 e5       	ldi	r30, 0x52	; 82
    2b64:	f0 e0       	ldi	r31, 0x00	; 0
    2b66:	88 e5       	ldi	r24, 0x58	; 88
    2b68:	80 83       	st	Z, r24
			 TIMER0_TCCR0_REG=TIMER0_CS_64_PRESCALER;
    2b6a:	e3 e5       	ldi	r30, 0x53	; 83
    2b6c:	f0 e0       	ldi	r31, 0x00	; 0
    2b6e:	83 e0       	ldi	r24, 0x03	; 3
    2b70:	80 83       	st	Z, r24
			 TIMER0_EnableInterrupt();
    2b72:	0e 94 b8 07 	call	0xf70	; 0xf70 <TIMER0_EnableInterrupt>
			  * Confider the timer1
			  * by setting preload and prescaler
			  * and enable interrupt of timer1
			  * so interrupt occurs every 1 second so can use it to make 1 second
			  */
			 TIMER1_TCNT1_REG=TIMER1_PRELOAD;
    2b76:	ec e4       	ldi	r30, 0x4C	; 76
    2b78:	f0 e0       	ldi	r31, 0x00	; 0
    2b7a:	87 ef       	ldi	r24, 0xF7	; 247
    2b7c:	92 ec       	ldi	r25, 0xC2	; 194
    2b7e:	91 83       	std	Z+1, r25	; 0x01
    2b80:	80 83       	st	Z, r24
			 TIMER1_TCCR1A_REG=0x00;
    2b82:	ef e4       	ldi	r30, 0x4F	; 79
    2b84:	f0 e0       	ldi	r31, 0x00	; 0
    2b86:	10 82       	st	Z, r1
			 TIMER1_TCCR1B_REG=TIMER0_CS_1024_PRESCALER;
    2b88:	ee e4       	ldi	r30, 0x4E	; 78
    2b8a:	f0 e0       	ldi	r31, 0x00	; 0
    2b8c:	85 e0       	ldi	r24, 0x05	; 5
    2b8e:	80 83       	st	Z, r24
			 TIMER1_EnableInterrupt();
    2b90:	0e 94 75 07 	call	0xeea	; 0xeea <TIMER1_EnableInterrupt>

			 /*Enable all interrupts so interrupt of timer0 and timer1 can occure*/
			 EnableAllInterrupts();
    2b94:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <EnableAllInterrupts>

			 /*enter the setting mode*/
			 setting_mode();
    2b98:	0e 94 9d 13 	call	0x273a	; 0x273a <setting_mode>
    2b9c:	2a cf       	rjmp	.-428    	; 0x29f2 <main+0x58>

00002b9e <__udivmodqi4>:
    2b9e:	99 1b       	sub	r25, r25
    2ba0:	79 e0       	ldi	r23, 0x09	; 9
    2ba2:	04 c0       	rjmp	.+8      	; 0x2bac <__udivmodqi4_ep>

00002ba4 <__udivmodqi4_loop>:
    2ba4:	99 1f       	adc	r25, r25
    2ba6:	96 17       	cp	r25, r22
    2ba8:	08 f0       	brcs	.+2      	; 0x2bac <__udivmodqi4_ep>
    2baa:	96 1b       	sub	r25, r22

00002bac <__udivmodqi4_ep>:
    2bac:	88 1f       	adc	r24, r24
    2bae:	7a 95       	dec	r23
    2bb0:	c9 f7       	brne	.-14     	; 0x2ba4 <__udivmodqi4_loop>
    2bb2:	80 95       	com	r24
    2bb4:	08 95       	ret

00002bb6 <__prologue_saves__>:
    2bb6:	2f 92       	push	r2
    2bb8:	3f 92       	push	r3
    2bba:	4f 92       	push	r4
    2bbc:	5f 92       	push	r5
    2bbe:	6f 92       	push	r6
    2bc0:	7f 92       	push	r7
    2bc2:	8f 92       	push	r8
    2bc4:	9f 92       	push	r9
    2bc6:	af 92       	push	r10
    2bc8:	bf 92       	push	r11
    2bca:	cf 92       	push	r12
    2bcc:	df 92       	push	r13
    2bce:	ef 92       	push	r14
    2bd0:	ff 92       	push	r15
    2bd2:	0f 93       	push	r16
    2bd4:	1f 93       	push	r17
    2bd6:	cf 93       	push	r28
    2bd8:	df 93       	push	r29
    2bda:	cd b7       	in	r28, 0x3d	; 61
    2bdc:	de b7       	in	r29, 0x3e	; 62
    2bde:	ca 1b       	sub	r28, r26
    2be0:	db 0b       	sbc	r29, r27
    2be2:	0f b6       	in	r0, 0x3f	; 63
    2be4:	f8 94       	cli
    2be6:	de bf       	out	0x3e, r29	; 62
    2be8:	0f be       	out	0x3f, r0	; 63
    2bea:	cd bf       	out	0x3d, r28	; 61
    2bec:	09 94       	ijmp

00002bee <__epilogue_restores__>:
    2bee:	2a 88       	ldd	r2, Y+18	; 0x12
    2bf0:	39 88       	ldd	r3, Y+17	; 0x11
    2bf2:	48 88       	ldd	r4, Y+16	; 0x10
    2bf4:	5f 84       	ldd	r5, Y+15	; 0x0f
    2bf6:	6e 84       	ldd	r6, Y+14	; 0x0e
    2bf8:	7d 84       	ldd	r7, Y+13	; 0x0d
    2bfa:	8c 84       	ldd	r8, Y+12	; 0x0c
    2bfc:	9b 84       	ldd	r9, Y+11	; 0x0b
    2bfe:	aa 84       	ldd	r10, Y+10	; 0x0a
    2c00:	b9 84       	ldd	r11, Y+9	; 0x09
    2c02:	c8 84       	ldd	r12, Y+8	; 0x08
    2c04:	df 80       	ldd	r13, Y+7	; 0x07
    2c06:	ee 80       	ldd	r14, Y+6	; 0x06
    2c08:	fd 80       	ldd	r15, Y+5	; 0x05
    2c0a:	0c 81       	ldd	r16, Y+4	; 0x04
    2c0c:	1b 81       	ldd	r17, Y+3	; 0x03
    2c0e:	aa 81       	ldd	r26, Y+2	; 0x02
    2c10:	b9 81       	ldd	r27, Y+1	; 0x01
    2c12:	ce 0f       	add	r28, r30
    2c14:	d1 1d       	adc	r29, r1
    2c16:	0f b6       	in	r0, 0x3f	; 63
    2c18:	f8 94       	cli
    2c1a:	de bf       	out	0x3e, r29	; 62
    2c1c:	0f be       	out	0x3f, r0	; 63
    2c1e:	cd bf       	out	0x3d, r28	; 61
    2c20:	ed 01       	movw	r28, r26
    2c22:	08 95       	ret

00002c24 <_exit>:
    2c24:	f8 94       	cli

00002c26 <__stop_program>:
    2c26:	ff cf       	rjmp	.-2      	; 0x2c26 <__stop_program>
