{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495962468334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495962468334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 17:07:48 2017 " "Processing started: Sun May 28 17:07:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495962468334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495962468334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495962468334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1495962468677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit-SYN " "Found design unit 1: digit-SYN" {  } { { "digit.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/digit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469098 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit " "Found entity 1: digit" {  } { { "digit.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/digit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rip-SYN " "Found design unit 1: rip-SYN" {  } { { "rip.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/rip.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469101 ""} { "Info" "ISGN_ENTITY_NAME" "1 rip " "Found entity 1: rip" {  } { { "rip.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/rip.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trunk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trunk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trunk-SYN " "Found design unit 1: trunk-SYN" {  } { { "trunk.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/trunk.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469104 ""} { "Info" "ISGN_ENTITY_NAME" "1 trunk " "Found entity 1: trunk" {  } { { "trunk.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/trunk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "man_cutting.vhd 2 1 " "Found 2 design units, including 1 entities, in source file man_cutting.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 man_cutting-SYN " "Found design unit 1: man_cutting-SYN" {  } { { "man_cutting.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man_cutting.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469106 ""} { "Info" "ISGN_ENTITY_NAME" "1 man_cutting " "Found entity 1: man_cutting" {  } { { "man_cutting.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man_cutting.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "man.vhd 2 1 " "Found 2 design units, including 1 entities, in source file man.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 man-SYN " "Found design unit 1: man-SYN" {  } { { "man.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469109 ""} { "Info" "ISGN_ENTITY_NAME" "1 man " "Found entity 1: man" {  } { { "man.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_tree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_tree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_tree-SYN " "Found design unit 1: left_tree-SYN" {  } { { "left_tree.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/left_tree.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469111 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_tree " "Found entity 1: left_tree" {  } { { "left_tree.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/left_tree.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trunk_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trunk_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trunk_test-SYN " "Found design unit 1: trunk_test-SYN" {  } { { "trunk_test.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/trunk_test.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469114 ""} { "Info" "ISGN_ENTITY_NAME" "1 trunk_test " "Found entity 1: trunk_test" {  } { { "trunk_test.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/trunk_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tree_root.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tree_root.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tree_root-SYN " "Found design unit 1: tree_root-SYN" {  } { { "tree_root.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/tree_root.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469116 ""} { "Info" "ISGN_ENTITY_NAME" "1 tree_root " "Found entity 1: tree_root" {  } { { "tree_root.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/tree_root.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.vhd 2 1 " "Found 2 design units, including 1 entities, in source file background.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background-SYN " "Found design unit 1: background-SYN" {  } { { "background.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/background.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469119 ""} { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/background.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_rom-behavior " "Found design unit 1: vga_rom-behavior" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469122 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_rom " "Found entity 1: vga_rom" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-vga " "Found design unit 1: vga-vga" {  } { { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469124 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495962469284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_rom vga_rom:u1 " "Elaborating entity \"vga_rom\" for hierarchy \"vga_rom:u1\"" {  } { { "vga.vhd" "u1" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:u2 " "Elaborating entity \"background\" for hierarchy \"background:u2\"" {  } { { "vga.vhd" "u2" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u2\|altsyncram:altsyncram_component\"" {  } { { "background.vhd" "altsyncram_component" { Text "C:/Users/sam/Documents/vhdl/vga/background.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u2\|altsyncram:altsyncram_component\"" {  } { { "background.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/background.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../assets/background.mif " "Parameter \"init_file\" = \"../../assets/background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469425 ""}  } { { "background.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/background.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962469425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ak81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ak81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ak81 " "Found entity 1: altsyncram_ak81" {  } { { "db/altsyncram_ak81.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_ak81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ak81 background:u2\|altsyncram:altsyncram_component\|altsyncram_ak81:auto_generated " "Elaborating entity \"altsyncram_ak81\" for hierarchy \"background:u2\|altsyncram:altsyncram_component\|altsyncram_ak81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/decode_9oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa background:u2\|altsyncram:altsyncram_component\|altsyncram_ak81:auto_generated\|decode_9oa:deep_decode " "Elaborating entity \"decode_9oa\" for hierarchy \"background:u2\|altsyncram:altsyncram_component\|altsyncram_ak81:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_ak81.tdf" "deep_decode" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_ak81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qib " "Found entity 1: mux_qib" {  } { { "db/mux_qib.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/mux_qib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qib background:u2\|altsyncram:altsyncram_component\|altsyncram_ak81:auto_generated\|mux_qib:mux2 " "Elaborating entity \"mux_qib\" for hierarchy \"background:u2\|altsyncram:altsyncram_component\|altsyncram_ak81:auto_generated\|mux_qib:mux2\"" {  } { { "db/altsyncram_ak81.tdf" "mux2" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_ak81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tree_root tree_root:u3 " "Elaborating entity \"tree_root\" for hierarchy \"tree_root:u3\"" {  } { { "vga.vhd" "u3" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tree_root:u3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tree_root:u3\|altsyncram:altsyncram_component\"" {  } { { "tree_root.vhd" "altsyncram_component" { Text "C:/Users/sam/Documents/vhdl/vga/tree_root.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tree_root:u3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tree_root:u3\|altsyncram:altsyncram_component\"" {  } { { "tree_root.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/tree_root.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tree_root:u3\|altsyncram:altsyncram_component " "Instantiated megafunction \"tree_root:u3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../assets/tree_root.mif " "Parameter \"init_file\" = \"../assets/tree_root.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469626 ""}  } { { "tree_root.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/tree_root.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962469626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dd81 " "Found entity 1: altsyncram_dd81" {  } { { "db/altsyncram_dd81.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_dd81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dd81 tree_root:u3\|altsyncram:altsyncram_component\|altsyncram_dd81:auto_generated " "Elaborating entity \"altsyncram_dd81\" for hierarchy \"tree_root:u3\|altsyncram:altsyncram_component\|altsyncram_dd81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa tree_root:u3\|altsyncram:altsyncram_component\|altsyncram_dd81:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"tree_root:u3\|altsyncram:altsyncram_component\|altsyncram_dd81:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_dd81.tdf" "deep_decode" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_dd81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lib tree_root:u3\|altsyncram:altsyncram_component\|altsyncram_dd81:auto_generated\|mux_lib:mux2 " "Elaborating entity \"mux_lib\" for hierarchy \"tree_root:u3\|altsyncram:altsyncram_component\|altsyncram_dd81:auto_generated\|mux_lib:mux2\"" {  } { { "db/altsyncram_dd81.tdf" "mux2" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_dd81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trunk trunk:u4 " "Elaborating entity \"trunk\" for hierarchy \"trunk:u4\"" {  } { { "vga.vhd" "u4" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram trunk:u4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"trunk:u4\|altsyncram:altsyncram_component\"" {  } { { "trunk.vhd" "altsyncram_component" { Text "C:/Users/sam/Documents/vhdl/vga/trunk.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trunk:u4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"trunk:u4\|altsyncram:altsyncram_component\"" {  } { { "trunk.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/trunk.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trunk:u4\|altsyncram:altsyncram_component " "Instantiated megafunction \"trunk:u4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../assets/trunk.mif " "Parameter \"init_file\" = \"../assets/trunk.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469813 ""}  } { { "trunk.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/trunk.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962469813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu71 " "Found entity 1: altsyncram_pu71" {  } { { "db/altsyncram_pu71.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_pu71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pu71 trunk:u4\|altsyncram:altsyncram_component\|altsyncram_pu71:auto_generated " "Elaborating entity \"altsyncram_pu71\" for hierarchy \"trunk:u4\|altsyncram:altsyncram_component\|altsyncram_pu71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_tree left_tree:u5 " "Elaborating entity \"left_tree\" for hierarchy \"left_tree:u5\"" {  } { { "vga.vhd" "u5" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram left_tree:u5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"left_tree:u5\|altsyncram:altsyncram_component\"" {  } { { "left_tree.vhd" "altsyncram_component" { Text "C:/Users/sam/Documents/vhdl/vga/left_tree.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "left_tree:u5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"left_tree:u5\|altsyncram:altsyncram_component\"" {  } { { "left_tree.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/left_tree.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "left_tree:u5\|altsyncram:altsyncram_component " "Instantiated megafunction \"left_tree:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../assets/left_tree.mif " "Parameter \"init_file\" = \"../../assets/left_tree.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469884 ""}  } { { "left_tree.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/left_tree.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962469884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vg81 " "Found entity 1: altsyncram_vg81" {  } { { "db/altsyncram_vg81.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_vg81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962469944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962469944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vg81 left_tree:u5\|altsyncram:altsyncram_component\|altsyncram_vg81:auto_generated " "Elaborating entity \"altsyncram_vg81\" for hierarchy \"left_tree:u5\|altsyncram:altsyncram_component\|altsyncram_vg81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "man man:u6 " "Elaborating entity \"man\" for hierarchy \"man:u6\"" {  } { { "vga.vhd" "u6" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram man:u6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"man:u6\|altsyncram:altsyncram_component\"" {  } { { "man.vhd" "altsyncram_component" { Text "C:/Users/sam/Documents/vhdl/vga/man.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "man:u6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"man:u6\|altsyncram:altsyncram_component\"" {  } { { "man.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "man:u6\|altsyncram:altsyncram_component " "Instantiated megafunction \"man:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../assets/man_left.mif " "Parameter \"init_file\" = \"../../assets/man_left.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962469962 ""}  } { { "man.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962469962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bd81 " "Found entity 1: altsyncram_bd81" {  } { { "db/altsyncram_bd81.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_bd81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962470023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962470023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bd81 man:u6\|altsyncram:altsyncram_component\|altsyncram_bd81:auto_generated " "Elaborating entity \"altsyncram_bd81\" for hierarchy \"man:u6\|altsyncram:altsyncram_component\|altsyncram_bd81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "man_cutting man_cutting:u7 " "Elaborating entity \"man_cutting\" for hierarchy \"man_cutting:u7\"" {  } { { "vga.vhd" "u7" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram man_cutting:u7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"man_cutting:u7\|altsyncram:altsyncram_component\"" {  } { { "man_cutting.vhd" "altsyncram_component" { Text "C:/Users/sam/Documents/vhdl/vga/man_cutting.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "man_cutting:u7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"man_cutting:u7\|altsyncram:altsyncram_component\"" {  } { { "man_cutting.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man_cutting.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "man_cutting:u7\|altsyncram:altsyncram_component " "Instantiated megafunction \"man_cutting:u7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../assets/man_left_cutting.mif " "Parameter \"init_file\" = \"../assets/man_left_cutting.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470042 ""}  } { { "man_cutting.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man_cutting.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962470042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t391 " "Found entity 1: altsyncram_t391" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_t391.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962470104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962470104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t391 man_cutting:u7\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated " "Elaborating entity \"altsyncram_t391\" for hierarchy \"man_cutting:u7\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rip rip:u8 " "Elaborating entity \"rip\" for hierarchy \"rip:u8\"" {  } { { "vga.vhd" "u8" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rip:u8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rip:u8\|altsyncram:altsyncram_component\"" {  } { { "rip.vhd" "altsyncram_component" { Text "C:/Users/sam/Documents/vhdl/vga/rip.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rip:u8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rip:u8\|altsyncram:altsyncram_component\"" {  } { { "rip.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/rip.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rip:u8\|altsyncram:altsyncram_component " "Instantiated megafunction \"rip:u8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../assets/rip.mif " "Parameter \"init_file\" = \"../../assets/rip.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470121 ""}  } { { "rip.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/rip.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962470121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lr71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lr71 " "Found entity 1: altsyncram_lr71" {  } { { "db/altsyncram_lr71.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_lr71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962470179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962470179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lr71 rip:u8\|altsyncram:altsyncram_component\|altsyncram_lr71:auto_generated " "Elaborating entity \"altsyncram_lr71\" for hierarchy \"rip:u8\|altsyncram:altsyncram_component\|altsyncram_lr71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit digit:u9 " "Elaborating entity \"digit\" for hierarchy \"digit:u9\"" {  } { { "vga.vhd" "u9" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digit:u9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"digit:u9\|altsyncram:altsyncram_component\"" {  } { { "digit.vhd" "altsyncram_component" { Text "C:/Users/sam/Documents/vhdl/vga/digit.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digit:u9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"digit:u9\|altsyncram:altsyncram_component\"" {  } { { "digit.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/digit.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digit:u9\|altsyncram:altsyncram_component " "Instantiated megafunction \"digit:u9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../assets/digits.mif " "Parameter \"init_file\" = \"../../assets/digits.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470266 ""}  } { { "digit.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/digit.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962470266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m581 " "Found entity 1: altsyncram_m581" {  } { { "db/altsyncram_m581.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_m581.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962470328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962470328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m581 digit:u9\|altsyncram:altsyncram_component\|altsyncram_m581:auto_generated " "Elaborating entity \"altsyncram_m581\" for hierarchy \"digit:u9\|altsyncram:altsyncram_component\|altsyncram_m581:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962470484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962470484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa digit:u9\|altsyncram:altsyncram_component\|altsyncram_m581:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"digit:u9\|altsyncram:altsyncram_component\|altsyncram_m581:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_m581.tdf" "deep_decode" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_m581.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iib " "Found entity 1: mux_iib" {  } { { "db/mux_iib.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/mux_iib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962470552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962470552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iib digit:u9\|altsyncram:altsyncram_component\|altsyncram_m581:auto_generated\|mux_iib:mux2 " "Elaborating entity \"mux_iib\" for hierarchy \"digit:u9\|altsyncram:altsyncram_component\|altsyncram_m581:auto_generated\|mux_iib:mux2\"" {  } { { "db/altsyncram_m581.tdf" "mux2" { Text "C:/Users/sam/Documents/vhdl/vga/db/altsyncram_m581.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962470554 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_rom:u1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_rom:u1\|Div0\"" {  } { { "vga_rom.vhd" "Div0" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_rom:u1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_rom:u1\|Mult2\"" {  } { { "vga_rom.vhd" "Mult2" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_rom:u1\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_rom:u1\|Mult4\"" {  } { { "vga_rom.vhd" "Mult4" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 249 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_rom:u1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_rom:u1\|Mult1\"" {  } { { "vga_rom.vhd" "Mult1" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_rom:u1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_rom:u1\|Mult0\"" {  } { { "vga_rom.vhd" "Mult0" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_rom:u1\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_rom:u1\|Mult6\"" {  } { { "vga_rom.vhd" "Mult6" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 280 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_rom:u1\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_rom:u1\|Mult10\"" {  } { { "vga_rom.vhd" "Mult10" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 342 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_rom:u1\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_rom:u1\|Mult8\"" {  } { { "vga_rom.vhd" "Mult8" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 311 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_rom:u1\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_rom:u1\|Mult7\"" {  } { { "vga_rom.vhd" "Mult7" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 293 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_rom:u1\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_rom:u1\|Mult5\"" {  } { { "vga_rom.vhd" "Mult5" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 262 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_rom:u1\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_rom:u1\|Mult9\"" {  } { { "vga_rom.vhd" "Mult9" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 324 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_rom:u1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_rom:u1\|Mult3\"" {  } { { "vga_rom.vhd" "Mult3" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 231 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471656 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1495962471656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_rom:u1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_divide:Div0\"" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_rom:u1\|lpm_divide:Div0 " "Instantiated megafunction \"vga_rom:u1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471694 ""}  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962471694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3so " "Found entity 1: lpm_divide_3so" {  } { { "db/lpm_divide_3so.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/lpm_divide_3so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962471750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962471750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_gbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_gbg " "Found entity 1: abs_divider_gbg" {  } { { "db/abs_divider_gbg.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/abs_divider_gbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962471762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962471762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/alt_u_div_c2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962471779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962471779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962471838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962471838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962471895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962471895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_eq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_eq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_eq9 " "Found entity 1: lpm_abs_eq9" {  } { { "db/lpm_abs_eq9.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/lpm_abs_eq9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962471907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962471907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_ur9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_ur9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_ur9 " "Found entity 1: lpm_abs_ur9" {  } { { "db/lpm_abs_ur9.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/lpm_abs_ur9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962471919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962471919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_rom:u1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\"" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962471946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_rom:u1\|lpm_mult:Mult2 " "Instantiated megafunction \"vga_rom:u1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471946 ""}  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962471946 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult2\|multcore:mult_core vga_rom:u1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder vga_rom:u1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962471991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_rom:u1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ch " "Found entity 1: add_sub_2ch" {  } { { "db/add_sub_2ch.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/add_sub_2ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962472075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962472075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_rom:u1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472079 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_rom:u1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ch " "Found entity 1: add_sub_6ch" {  } { { "db/add_sub_6ch.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/add_sub_6ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962472141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962472141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult2\|altshift:external_latency_ffs vga_rom:u1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_rom:u1\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\"" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 249 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962472163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_rom:u1\|lpm_mult:Mult4 " "Instantiated megafunction \"vga_rom:u1\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472163 ""}  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 249 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962472163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult4\|multcore:mult_core vga_rom:u1\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 249 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder vga_rom:u1\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 249 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472168 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_rom:u1\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 249 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ch " "Found entity 1: add_sub_3ch" {  } { { "db/add_sub_3ch.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/add_sub_3ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962472230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962472230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_rom:u1\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 249 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472235 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_rom:u1\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 249 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ch " "Found entity 1: add_sub_7ch" {  } { { "db/add_sub_7ch.tdf" "" { Text "C:/Users/sam/Documents/vhdl/vga/db/add_sub_7ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495962472296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495962472296 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult4\|altshift:external_latency_ffs vga_rom:u1\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 249 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_rom:u1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult1\"" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962472344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_rom:u1\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_rom:u1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472344 ""}  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962472344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_rom:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult0\"" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962472368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_rom:u1\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_rom:u1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472368 ""}  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962472368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_rom:u1\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult7\"" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 293 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962472455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_rom:u1\|lpm_mult:Mult7 " "Instantiated megafunction \"vga_rom:u1\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472455 ""}  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 293 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495962472455 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult7\|multcore:mult_core vga_rom:u1\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 293 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472458 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder vga_rom:u1\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 293 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472460 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_rom:u1\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 293 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472464 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_rom:u1\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 293 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_rom:u1\|lpm_mult:Mult7\|altshift:external_latency_ffs vga_rom:u1\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_rom:u1\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 293 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495962472475 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "10 " "Ignored 10 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1495962473178 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1495962473178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495962474866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962474866 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_11 " "No output dependent on input pin \"CLK_11\"" {  } { { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962475039 "|vga|CLK_11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_25 " "No output dependent on input pin \"CLK_25\"" {  } { { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962475039 "|vga|CLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_100 " "No output dependent on input pin \"CLK_100\"" {  } { { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962475039 "|vga|CLK_100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495962475039 "|vga|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1495962475039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1630 " "Implemented 1630 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495962475039 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495962475039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1362 " "Implemented 1362 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495962475039 ""} { "Info" "ICUT_CUT_TM_RAMS" "252 " "Implemented 252 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1495962475039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495962475039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495962475086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 17:07:55 2017 " "Processing ended: Sun May 28 17:07:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495962475086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495962475086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495962475086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495962475086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495962476155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495962476156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 17:07:55 2017 " "Processing started: Sun May 28 17:07:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495962476156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1495962476156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1495962476156 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1495962476233 ""}
{ "Info" "0" "" "Project  = vga" {  } {  } 0 0 "Project  = vga" 0 0 "Fitter" 0 0 1495962476233 ""}
{ "Info" "0" "" "Revision = vga" {  } {  } 0 0 "Revision = vga" 0 0 "Fitter" 0 0 1495962476233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1495962476445 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga EP2C70F672C8 " "Selected device EP2C70F672C8 for design \"vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1495962476470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495962476502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495962476502 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1495962476610 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495962477544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495962477544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495962477544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495962477544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495962477544 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1495962477544 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sam/Documents/vhdl/vga/" { { 0 { 0 ""} 0 6531 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495962477547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sam/Documents/vhdl/vga/" { { 0 { 0 ""} 0 6532 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495962477547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sam/Documents/vhdl/vga/" { { 0 { 0 ""} 0 6533 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495962477547 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1495962477547 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1495962477563 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 16 " "No exact pin location assignment(s) for 4 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_11 " "Pin CLK_11 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_11 } } } { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sam/Documents/vhdl/vga/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495962477732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_25 " "Pin CLK_25 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_25 } } } { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sam/Documents/vhdl/vga/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495962477732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_100 " "Pin CLK_100 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_100 } } } { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sam/Documents/vhdl/vga/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495962477732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RST } } } { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sam/Documents/vhdl/vga/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495962477732 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1495962477732 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga.sdc " "Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1495962477953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1495962477954 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1495962477985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_MAIN (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK_MAIN (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495962478098 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_MAIN } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_MAIN" } } } } { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_MAIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sam/Documents/vhdl/vga/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495962478098 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_rom:u1\|clk  " "Automatically promoted node vga_rom:u1\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495962478098 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_rom:u1\|clk~0 " "Destination node vga_rom:u1\|clk~0" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_rom:u1|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sam/Documents/vhdl/vga/" { { 0 { 0 ""} 0 3005 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495962478098 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495962478098 ""}  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_rom:u1|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sam/Documents/vhdl/vga/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495962478098 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495962478371 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495962478373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495962478373 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495962478375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495962478377 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495962478378 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495962478378 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495962478380 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495962478482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1495962478484 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495962478484 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1495962478486 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1495962478486 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1495962478486 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 48 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495962478489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 52 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495962478489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495962478489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495962478489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495962478489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495962478489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495962478489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495962478489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1495962478489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1495962478489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495962478529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1495962480033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495962480551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1495962480570 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1495962485642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495962485642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1495962485964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X48_Y13 X59_Y25 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } { { "loc" "" { Generic "C:/Users/sam/Documents/vhdl/vga/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} 48 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1495962488622 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1495962488622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495962491615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1495962491618 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1495962491618 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.44 " "Total time spent on timing analysis during the Fitter is 2.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1495962491706 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495962491711 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HS 0 " "Pin \"HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495962491745 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VS 0 " "Pin \"VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495962491745 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oRed\[0\] 0 " "Pin \"oRed\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495962491745 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oRed\[1\] 0 " "Pin \"oRed\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495962491745 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oRed\[2\] 0 " "Pin \"oRed\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495962491745 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oGreen\[0\] 0 " "Pin \"oGreen\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495962491745 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oGreen\[1\] 0 " "Pin \"oGreen\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495962491745 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oGreen\[2\] 0 " "Pin \"oGreen\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495962491745 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oBlue\[0\] 0 " "Pin \"oBlue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495962491745 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oBlue\[1\] 0 " "Pin \"oBlue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495962491745 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oBlue\[2\] 0 " "Pin \"oBlue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495962491745 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1495962491745 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495962492282 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495962492457 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495962492988 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495962493629 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1495962493664 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1495962493815 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sam/Documents/vhdl/vga/output_files/vga.fit.smsg " "Generated suppressed messages file C:/Users/sam/Documents/vhdl/vga/output_files/vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1495962493995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1283 " "Peak virtual memory: 1283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495962494867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 17:08:14 2017 " "Processing ended: Sun May 28 17:08:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495962494867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495962494867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495962494867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1495962494867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1495962495719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495962495719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 17:08:15 2017 " "Processing started: Sun May 28 17:08:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495962495719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1495962495719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1495962495719 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1495962498274 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1495962498397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495962499343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 17:08:19 2017 " "Processing ended: Sun May 28 17:08:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495962499343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495962499343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495962499343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1495962499343 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1495962499938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1495962500316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495962500317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 17:08:20 2017 " "Processing started: Sun May 28 17:08:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495962500317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495962500317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga -c vga " "Command: quartus_sta vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495962500317 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1495962500398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1495962500562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495962500598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495962500598 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga.sdc " "Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1495962501052 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1495962501053 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_rom:u1\|clk vga_rom:u1\|clk " "create_clock -period 1.000 -name vga_rom:u1\|clk vga_rom:u1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501064 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_rom:u1\|clk_50 vga_rom:u1\|clk_50 " "create_clock -period 1.000 -name vga_rom:u1\|clk_50 vga_rom:u1\|clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501064 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_MAIN CLK_MAIN " "create_clock -period 1.000 -name CLK_MAIN CLK_MAIN" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501064 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501064 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1495962501079 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1495962501089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495962501182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.939 " "Worst-case setup slack is -37.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.939     -1857.223 vga_rom:u1\|clk  " "  -37.939     -1857.223 vga_rom:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.298     -9314.372 CLK_MAIN  " "   -4.298     -9314.372 CLK_MAIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.091         0.000 vga_rom:u1\|clk_50  " "    1.091         0.000 vga_rom:u1\|clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495962501188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.137 " "Worst-case hold slack is -3.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.137        -3.137 CLK_MAIN  " "   -3.137        -3.137 CLK_MAIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857        -0.857 vga_rom:u1\|clk_50  " "   -0.857        -0.857 vga_rom:u1\|clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 vga_rom:u1\|clk  " "    0.499         0.000 vga_rom:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495962501204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.222 " "Worst-case recovery slack is -4.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.222       -35.358 vga_rom:u1\|clk  " "   -4.222       -35.358 vga_rom:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495962501210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.850 " "Worst-case removal slack is 2.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.850         0.000 vga_rom:u1\|clk  " "    2.850         0.000 vga_rom:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495962501215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.277 " "Worst-case minimum pulse width slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277    -14716.583 CLK_MAIN  " "   -2.277    -14716.583 CLK_MAIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -207.760 vga_rom:u1\|clk  " "   -0.742      -207.760 vga_rom:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 vga_rom:u1\|clk_50  " "   -0.742        -1.484 vga_rom:u1\|clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495962501223 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495962501617 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1495962501618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495962501712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.962 " "Worst-case setup slack is -10.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.962      -505.394 vga_rom:u1\|clk  " "  -10.962      -505.394 vga_rom:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979     -1010.680 CLK_MAIN  " "   -0.979     -1010.680 CLK_MAIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773         0.000 vga_rom:u1\|clk_50  " "    0.773         0.000 vga_rom:u1\|clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495962501719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.714 " "Worst-case hold slack is -1.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.714        -1.714 CLK_MAIN  " "   -1.714        -1.714 CLK_MAIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393        -0.393 vga_rom:u1\|clk_50  " "   -0.393        -0.393 vga_rom:u1\|clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vga_rom:u1\|clk  " "    0.215         0.000 vga_rom:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962501997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495962501997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.767 " "Worst-case recovery slack is -0.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962502176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962502176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767        -6.143 vga_rom:u1\|clk  " "   -0.767        -6.143 vga_rom:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962502176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495962502176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.058 " "Worst-case removal slack is 1.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962502213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962502213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058         0.000 vga_rom:u1\|clk  " "    1.058         0.000 vga_rom:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962502213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495962502213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962502223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962502223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -9199.038 CLK_MAIN  " "   -1.423     -9199.038 CLK_MAIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962502223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -140.000 vga_rom:u1\|clk  " "   -0.500      -140.000 vga_rom:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962502223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 vga_rom:u1\|clk_50  " "   -0.500        -1.000 vga_rom:u1\|clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495962502223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495962502223 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495962502629 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495962502691 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495962502691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495962502877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 17:08:22 2017 " "Processing ended: Sun May 28 17:08:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495962502877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495962502877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495962502877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495962502877 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495962503556 ""}
