

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-fc80690a07466c1876745320413ad46fcb9c3275_modified_18.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_perfect_mem_data                    0 # no wait for data on scoreboard
-gpgpu_write_sched_order                    0 # write order in which warps were executed in file
-gpgpu_follow_defined_sched_order                    0 # follow sched order written in file
-gpgpu_print_stall_data                    0 # Print verbose stall data per cycle
-gpgpu_print_cout_statements                    0 # Print verbose stall data per cycle
-gpgpu_sched_all_warps                    0 # All schedulers see all warps
-gpgpu_reply_buffer                     0 # Replay instructions which could not be executed later
-gpgpu_reply_buffer_seperate_mem_comp                    0 # Replay instructions which could not be executed later
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      34 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_perfect_control                    0 # perfect control so that all control hazardsare resolved immediately
-gpgpu_pending_write_ignore                    0 # Ignore Pending Writes
-gpgpu_ignore_synchronization                    0 # Ignores synchronization (CAREFUL: may break execution)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,1,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1905.0:1905.0:1905.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1905000000.000000:1905000000.000000:1905000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000052493438320:0.00000000052493438320:0.00000000052493438320:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007febe3708000,1024
launching memcpy command : MemcpyHtoD,0x00007febe3710400,65536
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-1.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 1
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 18288
gpu_sim_insn = 154794
gpu_ipc =       8.4642
gpu_tot_sim_cycle = 18288
gpu_tot_stall_cycle = 8143
tot_cycles_exec_all_SM = 106292
cycles_passed = 18288
gpu_tot_sim_insn = 154794
gpu_tot_ipc =       8.4642
gpu_tot_issued_cta = 2
gpu_occupancy = 49.5209% 
gpu_tot_occupancy = 49.5209% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2554
partiton_level_parallism_total  =       0.2554
partiton_level_parallism_util =       1.8922
partiton_level_parallism_util_total  =       1.8922
L2_BW  =      16.2867 GB/Sec
L2_BW_total  =      16.2867 GB/Sec
gpu_total_sim_rate=25799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2682
	L1I_total_cache_misses = 769
	L1I_total_cache_miss_rate = 0.2867
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5909
	L1D_total_cache_misses = 4856
	L1D_total_cache_miss_rate = 0.8218
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5770
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.147
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 888
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1913
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 769
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 697
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 694
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3379

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4883
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 887
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 154794
gpgpu_n_tot_w_icount = 5364
gpgpu_n_stall_shd_mem = 3214
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3904
gpgpu_n_mem_write_global = 694
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 21128
gpgpu_n_store_insn = 1228
gpgpu_n_shmem_insn = 16416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2491
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 723
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8309	W0_Idle:78583	W0_Scoreboard:14202	W1:174	W2:6	W3:18	W4:12	W5:24	W6:24	W7:36	W8:54	W9:18	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:18	W24:54	W25:36	W26:24	W27:24	W28:12	W29:18	W30:6	W31:4	W32:4636
single_issue_nums: WS0:1476	WS1:1296	WS2:1296	WS3:1296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31232 {8:3904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27760 {40:694,}
traffic_breakdown_coretomem[INST_ACC_R] = 576 {8:72,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 156160 {40:3904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5552 {8:694,}
traffic_breakdown_memtocore[INST_ACC_R] = 11520 {40:288,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 249 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:757 	19 	22 	117 	31 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3186 	1412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	71 	1 	0 	513 	2344 	1732 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2662 	858 	643 	327 	89 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         1         0         1         0         0         0         0         0         1         0         0         0         0 
dram[2]:         4         8         0         0         0         0         0         0         0         0         2         1         1         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         1         0         1         0         0 
dram[4]:         8         8         0         0         1         0         0         0         0         1         0         0         0         0         1         0 
dram[5]:         8         4         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         1         0         0         1         0         0         0         1         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         1         0         0         0         0         1         0         0 
dram[8]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         4         0         0         0         0         0         0         0         0         0         1         0         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         0         0         0         0         0         0 
dram[11]:         8        20         0         0         0         0         0         1         0         0         0         1         0         0         0         0 
dram[12]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         1         0         0         0         0         0         0         0         0         0         0         1         0         0         1 
dram[14]:         0         4         1         0         0         0         0         0         1         0         0         1         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     12123     11776         0         0     16324     16323         0         0     16311     16613         0         0         0         0     16362         0 
dram[1]:     11763     12234         0     16325     16444     16324         0         0         0         0         0     16337         0         0         0         0 
dram[2]:     12671     11461         0         0     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051         0         0         0         0         0     16326     16331     16382     16366     16330         0     16312     16341         0 
dram[4]:     10572      9268         0     16621     16366         0         0         0         0     16345         0     16762     16323         0     16364     16381 
dram[5]:      8963      9644         0         0     16692         0     16335         0     16333     16354         0     16321         0         0     16694     16585 
dram[6]:      9258      8933     16336         0     16323         0     16590     16309         0     16319         0     16335     16612         0         0         0 
dram[7]:      8750      9056     16323         0         0         0         0         0     16350     16443     16378     16338     16376     16700         0         0 
dram[8]:     14906     16311     16344         0     16327         0         0     16348         0         0         0     16651         0         0         0     16588 
dram[9]:     17371     15208         0         0     16320         0     16699     16319     16591     16354     16363     16317         0         0     16313         0 
dram[10]:      9367     16341         0         0         0         0         0         0     16367         0     16344         0         0     16315     16607         0 
dram[11]:     11458      9677         0     16342     16616     16335         0     16321         0     16317     16318     16329         0         0         0         0 
dram[12]:     17368     16342         0     16325         0     16422         0         0         0         0         0     16335     16587         0         0     16446 
dram[13]:     17359     16653         0     16702     16318     16523     16423         0         0     16690         0     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331         0     16326         0         0     16608     16529     16315     16696     16375         0         0         0     16320 
dram[15]:     10346     10688     16312     16314     16379         0     16620     16612     16315     16309         0         0         0     16589         0     16694 
average row accesses per activate:
dram[0]: 13.000000 13.000000      -nan      -nan  1.000000  1.000000      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[1]: 12.000000 12.000000      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[2]:  8.333333 14.000000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  2.000000  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  9.666667  9.666667      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.333333  1.000000      -nan 
dram[4]: 14.000000  7.500000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  9.666667 11.500000      -nan      -nan  2.000000      -nan  1.500000      -nan  1.000000  1.000000      -nan  1.000000      -nan      -nan  1.000000  2.000000 
dram[6]: 12.000000 12.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[7]: 12.000000  5.400000  2.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan 
dram[8]: 11.500000  7.333333  1.000000      -nan  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000 
dram[9]: 20.000000  6.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[10]:  9.666667  6.500000      -nan      -nan      -nan      -nan      -nan      -nan  1.500000      -nan  1.000000      -nan      -nan  1.000000  1.000000      -nan 
dram[11]: 13.500000  9.333333      -nan  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[12]: 20.000000 10.500000      -nan  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan  1.000000 
dram[13]: 20.000000 10.500000      -nan  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[14]: 20.000000 11.500000  1.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000  2.000000  1.000000      -nan      -nan      -nan  1.000000 
dram[15]: 12.000000 11.500000  1.000000  1.000000  2.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan      -nan      -nan  1.000000      -nan  1.000000 
average row locality = 952/223 = 4.269058
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        26         0         0         1         2         0         0         1         1         0         0         0         0         1         0 
dram[1]:        24        24         0         2         1         3         0         0         0         0         0         2         0         0         0         0 
dram[2]:        25        28         0         0         1         0         1         1         1         2         4         2         2         1         1         1 
dram[3]:        29        29         0         0         0         0         0         1         1         2         1         3         0         4         1         0 
dram[4]:        28        30         0         1         2         0         0         0         0         2         0         1         1         0         2         1 
dram[5]:        29        23         0         0         2         0         3         0         1         1         0         1         0         0         1         2 
dram[6]:        24        24         1         0         2         0         1         2         0         1         0         2         1         0         0         0 
dram[7]:        24        27         2         0         0         0         0         0         2         1         1         1         1         2         0         0 
dram[8]:        23        22         1         0         2         0         0         1         0         0         0         1         0         0         0         1 
dram[9]:        20        26         0         0         1         0         1         1         1         1         1         3         0         0         4         0 
dram[10]:        29        26         0         0         0         0         0         0         3         0         1         0         0         1         1         0 
dram[11]:        27        28         0         1         1         1         0         2         0         1         1         2         0         0         0         0 
dram[12]:        20        21         0         1         0         1         0         0         0         0         0         1         1         0         0         1 
dram[13]:        20        21         0         1         1         1         1         0         0         1         0         1         2         1         1         2 
dram[14]:        20        23         2         0         1         0         0         1         2         1         2         2         0         0         0         1 
dram[15]:        24        23         1         1         2         0         1         1         1         2         0         0         0         1         0         1 
total dram reads = 952
min_bank_accesses = 0!
chip skew: 71/46 = 1.54
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        712       685    none      none        1201       742    none      none         316       314    none      none      none      none         313    none  
dram[1]:        806       829    none        7514      1213       640    none      none      none      none      none         321    none      none      none      none  
dram[2]:        780       687    none      none        1218    none         318       330       324       314       335       319       323       319       317       322
dram[3]:        709       684    none      none      none      none      none         319       325       322       315       330    none         351       322    none  
dram[4]:        710       674    none       14856       322    none      none      none      none         321    none         313       319    none         319       318
dram[5]:        692       811    none      none         315    none         334    none         319       322    none         320    none      none         317       314
dram[6]:        810       815     14033    none         337    none         317       319    none         318    none         323       312    none      none      none  
dram[7]:        787       753      7450    none      none      none      none      none         322       314       319       320       315       323    none      none  
dram[8]:        827       910     14552    none         323    none      none         321    none      none      none         313    none      none      none         316
dram[9]:        962       760    none      none         322    none         317       329       318       321       314       322    none      none         331    none  
dram[10]:        692       773    none      none      none      none      none      none         319    none         320    none      none         318       314    none  
dram[11]:        726       703    none       14716       316       321    none         332    none         318       330       324    none      none      none      none  
dram[12]:        965       931    none       13975    none         312    none      none      none      none      none         321       314    none      none         313
dram[13]:        955       916    none       17043       323       313       313    none      none         313    none         318       321       317       320       325
dram[14]:        929       792      7419    none         318    none      none         315       320       317       316       319    none      none      none         319
dram[15]:        784       791     14283     14095       318    none         315       314       329       320    none      none      none         316    none         315
maximum mf latency per bank:
dram[0]:        396       389       323       299       323       326         0         0       316       314         0         0         0         0       313         0
dram[1]:        397       446       308       323       314       376         0         0         0         0         0       324         0         0         0         0
dram[2]:        464       450       269       261       315       225       318       330       324       316       347       325       326       319       317       322
dram[3]:        449       389       270       264       224       224         0       319       325       323       315       342         0       369       322         0
dram[4]:        444       446       270       314       327         0         0         0         0       323         0       313       319         0       325       318
dram[5]:        430       395       264       264       317         0       356         0       319       322         0       320         0         0       317       315
dram[6]:        404       406       322       265       353         0       317       324         0       318         0       330       312         0         0         0
dram[7]:        386       419       318       271         0         0         0         0       325       314       319       320       315       329         0         0
dram[8]:        402       422       319       270       326         0         0       321         0         0         0       313         0         0         0       316
dram[9]:        390       387       270       264       322         0       317       329       318       321       314       326         0         0       357         0
dram[10]:        435       437       264       270         0         0         0         0       324         0       320         0         0       318       314         0
dram[11]:        439       433       264       321       316       321         0       345         0       318       330       325         0         0         0         0
dram[12]:        435       385       261       319         0       312         0         0         0         0         0       321       314         0         0       313
dram[13]:        386       388       278       317       323       313       313         0         0       313         0       318       328       317       320       333
dram[14]:        382       395       358       303       318         0         0       315       324       317       317       325         0         0         0       319
dram[15]:        384       386       317       325       321         0       315       314       329       326         0         0         0       316         0       315
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33528 n_act=10 n_pre=3 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006905
n_activity=827 dram_eff=0.2805
bk0: 26a 33483i bk1: 26a 33496i bk2: 0a 33597i bk3: 0a 33600i bk4: 1a 33572i bk5: 2a 33535i bk6: 0a 33595i bk7: 0a 33598i bk8: 1a 33578i bk9: 1a 33577i bk10: 0a 33597i bk11: 0a 33597i bk12: 0a 33598i bk13: 0a 33600i bk14: 1a 33580i bk15: 0a 33601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827586
Row_Buffer_Locality_read = 0.827586
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.287425
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.086207
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006905 
total_CMD = 33599 
util_bw = 232 
Wasted_Col = 153 
Wasted_Row = 33 
Idle = 33181 

BW Util Bottlenecks: 
RCDc_limit = 183 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33528 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 58 
Row_Bus_Util =  0.000387 
CoL_Bus_Util = 0.001726 
Either_Row_CoL_Bus_Util = 0.002113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00455371
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33525 n_act=12 n_pre=6 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006667
n_activity=852 dram_eff=0.2629
bk0: 24a 33496i bk1: 24a 33465i bk2: 0a 33599i bk3: 2a 33531i bk4: 1a 33576i bk5: 3a 33439i bk6: 0a 33596i bk7: 0a 33599i bk8: 0a 33599i bk9: 0a 33599i bk10: 0a 33599i bk11: 2a 33537i bk12: 0a 33596i bk13: 0a 33599i bk14: 0a 33599i bk15: 0a 33600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785714
Row_Buffer_Locality_read = 0.785714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221545
Bank_Level_Parallism_Col = 1.151863
Bank_Level_Parallism_Ready = 1.196429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.134670 

BW Util details:
bwutil = 0.006667 
total_CMD = 33599 
util_bw = 224 
Wasted_Col = 209 
Wasted_Row = 128 
Idle = 33038 

BW Util Bottlenecks: 
RCDc_limit = 225 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33525 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 6 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 56 
Row_Bus_Util =  0.000536 
CoL_Bus_Util = 0.001667 
Either_Row_CoL_Bus_Util = 0.002202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00869073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33504 n_act=20 n_pre=7 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008334
n_activity=1069 dram_eff=0.2619
bk0: 25a 33436i bk1: 28a 33477i bk2: 0a 33593i bk3: 0a 33597i bk4: 1a 33579i bk5: 0a 33599i bk6: 1a 33579i bk7: 1a 33564i bk8: 1a 33574i bk9: 2a 33578i bk10: 4a 33468i bk11: 2a 33536i bk12: 2a 33538i bk13: 1a 33570i bk14: 1a 33571i bk15: 1a 33571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.496310
Bank_Level_Parallism_Col = 1.254425
Bank_Level_Parallism_Ready = 1.098592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.230088 

BW Util details:
bwutil = 0.008334 
total_CMD = 33599 
util_bw = 280 
Wasted_Col = 270 
Wasted_Row = 75 
Idle = 32974 

BW Util Bottlenecks: 
RCDc_limit = 340 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33504 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 70 
Row_Bus_Util =  0.000804 
CoL_Bus_Util = 0.002083 
Either_Row_CoL_Bus_Util = 0.002827 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.021053 
queue_avg = 0.010625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0106253
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33503 n_act=17 n_pre=8 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008453
n_activity=931 dram_eff=0.305
bk0: 29a 33440i bk1: 29a 33446i bk2: 0a 33594i bk3: 0a 33598i bk4: 0a 33598i bk5: 0a 33601i bk6: 0a 33602i bk7: 1a 33582i bk8: 1a 33569i bk9: 2a 33577i bk10: 1a 33581i bk11: 3a 33472i bk12: 0a 33596i bk13: 4a 33438i bk14: 1a 33570i bk15: 0a 33596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760563
Row_Buffer_Locality_read = 0.760563
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564612
Bank_Level_Parallism_Col = 1.209639
Bank_Level_Parallism_Ready = 1.098592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154217 

BW Util details:
bwutil = 0.008453 
total_CMD = 33599 
util_bw = 284 
Wasted_Col = 236 
Wasted_Row = 69 
Idle = 33010 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33503 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 8 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 71 
Row_Bus_Util =  0.000744 
CoL_Bus_Util = 0.002113 
Either_Row_CoL_Bus_Util = 0.002857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0100003
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33508 n_act=16 n_pre=7 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008095
n_activity=1022 dram_eff=0.2661
bk0: 28a 33482i bk1: 30a 33386i bk2: 0a 33591i bk3: 1a 33576i bk4: 2a 33528i bk5: 0a 33596i bk6: 0a 33599i bk7: 0a 33600i bk8: 0a 33600i bk9: 2a 33539i bk10: 0a 33599i bk11: 1a 33581i bk12: 1a 33580i bk13: 0a 33600i bk14: 2a 33540i bk15: 1a 33579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.258555
Bank_Level_Parallism_Col = 1.123256
Bank_Level_Parallism_Ready = 1.088235
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.008095 
total_CMD = 33599 
util_bw = 272 
Wasted_Col = 269 
Wasted_Row = 80 
Idle = 32978 

BW Util Bottlenecks: 
RCDc_limit = 299 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33508 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 68 
Row_Bus_Util =  0.000685 
CoL_Bus_Util = 0.002024 
Either_Row_CoL_Bus_Util = 0.002708 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00696449
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33519 n_act=13 n_pre=4 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0075
n_activity=941 dram_eff=0.2678
bk0: 29a 33439i bk1: 23a 33498i bk2: 0a 33594i bk3: 0a 33597i bk4: 2a 33576i bk5: 0a 33599i bk6: 3a 33503i bk7: 0a 33596i bk8: 1a 33579i bk9: 1a 33577i bk10: 0a 33601i bk11: 1a 33580i bk12: 0a 33599i bk13: 0a 33600i bk14: 1a 33575i bk15: 2a 33578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793651
Row_Buffer_Locality_read = 0.793651
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284038
Bank_Level_Parallism_Col = 1.159091
Bank_Level_Parallism_Ready = 1.079365
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159091 

BW Util details:
bwutil = 0.007500 
total_CMD = 33599 
util_bw = 252 
Wasted_Col = 206 
Wasted_Row = 58 
Idle = 33083 

BW Util Bottlenecks: 
RCDc_limit = 236 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33519 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 63 
Row_Bus_Util =  0.000506 
CoL_Bus_Util = 0.001875 
Either_Row_CoL_Bus_Util = 0.002381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00955386
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33522 n_act=14 n_pre=5 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006905
n_activity=973 dram_eff=0.2384
bk0: 24a 33490i bk1: 24a 33518i bk2: 1a 33570i bk3: 0a 33600i bk4: 2a 33508i bk5: 0a 33597i bk6: 1a 33579i bk7: 2a 33537i bk8: 0a 33597i bk9: 1a 33579i bk10: 0a 33598i bk11: 2a 33539i bk12: 1a 33576i bk13: 0a 33596i bk14: 0a 33598i bk15: 0a 33601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758621
Row_Buffer_Locality_read = 0.758621
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.268519
Bank_Level_Parallism_Col = 1.128280
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128280 

BW Util details:
bwutil = 0.006905 
total_CMD = 33599 
util_bw = 232 
Wasted_Col = 221 
Wasted_Row = 77 
Idle = 33069 

BW Util Bottlenecks: 
RCDc_limit = 254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33522 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 58 
Row_Bus_Util =  0.000565 
CoL_Bus_Util = 0.001726 
Either_Row_CoL_Bus_Util = 0.002292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00577398
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33515 n_act=16 n_pre=7 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007262
n_activity=960 dram_eff=0.2542
bk0: 24a 33488i bk1: 27a 33362i bk2: 2a 33569i bk3: 0a 33594i bk4: 0a 33595i bk5: 0a 33599i bk6: 0a 33601i bk7: 0a 33602i bk8: 2a 33542i bk9: 1a 33581i bk10: 1a 33574i bk11: 1a 33580i bk12: 1a 33580i bk13: 2a 33528i bk14: 0a 33596i bk15: 0a 33599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737705
Row_Buffer_Locality_read = 0.737705
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.347280
Bank_Level_Parallism_Col = 1.189610
Bank_Level_Parallism_Ready = 1.081967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150649 

BW Util details:
bwutil = 0.007262 
total_CMD = 33599 
util_bw = 244 
Wasted_Col = 238 
Wasted_Row = 80 
Idle = 33037 

BW Util Bottlenecks: 
RCDc_limit = 284 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33515 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 61 
Row_Bus_Util =  0.000685 
CoL_Bus_Util = 0.001816 
Either_Row_CoL_Bus_Util = 0.002500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00904789
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33535 n_act=10 n_pre=3 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006072
n_activity=721 dram_eff=0.2829
bk0: 23a 33496i bk1: 22a 33444i bk2: 1a 33573i bk3: 0a 33595i bk4: 2a 33573i bk5: 0a 33597i bk6: 0a 33598i bk7: 1a 33577i bk8: 0a 33599i bk9: 0a 33599i bk10: 0a 33599i bk11: 1a 33578i bk12: 0a 33599i bk13: 0a 33601i bk14: 0a 33602i bk15: 1a 33582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803922
Row_Buffer_Locality_read = 0.803922
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.359477
Bank_Level_Parallism_Col = 1.182482
Bank_Level_Parallism_Ready = 1.075472
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182482 

BW Util details:
bwutil = 0.006072 
total_CMD = 33599 
util_bw = 204 
Wasted_Col = 153 
Wasted_Row = 22 
Idle = 33220 

BW Util Bottlenecks: 
RCDc_limit = 178 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33535 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 51 
Row_Bus_Util =  0.000387 
CoL_Bus_Util = 0.001518 
Either_Row_CoL_Bus_Util = 0.001905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0135123
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33514 n_act=18 n_pre=8 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007024
n_activity=1048 dram_eff=0.2252
bk0: 20a 33530i bk1: 26a 33407i bk2: 0a 33590i bk3: 0a 33595i bk4: 1a 33569i bk5: 0a 33601i bk6: 1a 33581i bk7: 1a 33562i bk8: 1a 33581i bk9: 1a 33580i bk10: 1a 33580i bk11: 3a 33496i bk12: 0a 33597i bk13: 0a 33600i bk14: 4a 33429i bk15: 0a 33594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694915
Row_Buffer_Locality_read = 0.694915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298060
Bank_Level_Parallism_Col = 1.195599
Bank_Level_Parallism_Ready = 1.050847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.195599 

BW Util details:
bwutil = 0.007024 
total_CMD = 33599 
util_bw = 236 
Wasted_Col = 265 
Wasted_Row = 144 
Idle = 32954 

BW Util Bottlenecks: 
RCDc_limit = 317 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33514 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 8 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 59 
Row_Bus_Util =  0.000774 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.002530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105658
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33521 n_act=12 n_pre=6 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007262
n_activity=920 dram_eff=0.2652
bk0: 29a 33443i bk1: 26a 33430i bk2: 0a 33589i bk3: 0a 33595i bk4: 0a 33598i bk5: 0a 33599i bk6: 0a 33601i bk7: 0a 33601i bk8: 3a 33537i bk9: 0a 33598i bk10: 1a 33577i bk11: 0a 33599i bk12: 0a 33600i bk13: 1a 33579i bk14: 1a 33579i bk15: 0a 33600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803279
Row_Buffer_Locality_read = 0.803279
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169725
Bank_Level_Parallism_Col = 1.076246
Bank_Level_Parallism_Ready = 1.032787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076246 

BW Util details:
bwutil = 0.007262 
total_CMD = 33599 
util_bw = 244 
Wasted_Col = 208 
Wasted_Row = 79 
Idle = 33068 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33521 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 6 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 61 
Row_Bus_Util =  0.000536 
CoL_Bus_Util = 0.001816 
Either_Row_CoL_Bus_Util = 0.002321 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.012821 
queue_avg = 0.008899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00889907
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33516 n_act=14 n_pre=5 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007619
n_activity=843 dram_eff=0.3037
bk0: 27a 33486i bk1: 28a 33460i bk2: 0a 33597i bk3: 1a 33573i bk4: 1a 33578i bk5: 1a 33569i bk6: 0a 33597i bk7: 2a 33508i bk8: 0a 33596i bk9: 1a 33577i bk10: 1a 33559i bk11: 2a 33527i bk12: 0a 33594i bk13: 0a 33599i bk14: 0a 33601i bk15: 0a 33605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781250
Row_Buffer_Locality_read = 0.781250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.448113
Bank_Level_Parallism_Col = 1.217765
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217765 

BW Util details:
bwutil = 0.007619 
total_CMD = 33599 
util_bw = 256 
Wasted_Col = 192 
Wasted_Row = 64 
Idle = 33087 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33516 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 64 
Row_Bus_Util =  0.000565 
CoL_Bus_Util = 0.001905 
Either_Row_CoL_Bus_Util = 0.002470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0100003
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33544 n_act=8 n_pre=1 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005476
n_activity=648 dram_eff=0.284
bk0: 20a 33546i bk1: 21a 33505i bk2: 0a 33594i bk3: 1a 33577i bk4: 0a 33596i bk5: 1a 33576i bk6: 0a 33596i bk7: 0a 33599i bk8: 0a 33599i bk9: 0a 33602i bk10: 0a 33602i bk11: 1a 33581i bk12: 1a 33579i bk13: 0a 33599i bk14: 0a 33600i bk15: 1a 33580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187755
Bank_Level_Parallism_Col = 1.133621
Bank_Level_Parallism_Ready = 1.086957
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120690 

BW Util details:
bwutil = 0.005476 
total_CMD = 33599 
util_bw = 184 
Wasted_Col = 127 
Wasted_Row = 8 
Idle = 33280 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33544 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 46 
Row_Bus_Util =  0.000268 
CoL_Bus_Util = 0.001369 
Either_Row_CoL_Bus_Util = 0.001637 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00505967
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33528 n_act=15 n_pre=3 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00631
n_activity=893 dram_eff=0.2374
bk0: 20a 33537i bk1: 21a 33515i bk2: 0a 33597i bk3: 1a 33581i bk4: 1a 33570i bk5: 1a 33578i bk6: 1a 33578i bk7: 0a 33598i bk8: 0a 33599i bk9: 1a 33579i bk10: 0a 33598i bk11: 1a 33579i bk12: 2a 33535i bk13: 1a 33572i bk14: 1a 33574i bk15: 2a 33537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716981
Row_Buffer_Locality_read = 0.716981
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.332440
Bank_Level_Parallism_Col = 1.203593
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203593 

BW Util details:
bwutil = 0.006310 
total_CMD = 33599 
util_bw = 212 
Wasted_Col = 212 
Wasted_Row = 30 
Idle = 33145 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33528 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 53 
Row_Bus_Util =  0.000536 
CoL_Bus_Util = 0.001577 
Either_Row_CoL_Bus_Util = 0.002113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0059228
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33527 n_act=14 n_pre=4 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006548
n_activity=810 dram_eff=0.2716
bk0: 20a 33544i bk1: 23a 33479i bk2: 2a 33504i bk3: 0a 33594i bk4: 1a 33578i bk5: 0a 33599i bk6: 0a 33602i bk7: 1a 33581i bk8: 2a 33539i bk9: 1a 33579i bk10: 2a 33576i bk11: 2a 33537i bk12: 0a 33594i bk13: 0a 33597i bk14: 0a 33600i bk15: 1a 33579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745455
Row_Buffer_Locality_read = 0.745455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230248
Bank_Level_Parallism_Col = 1.180791
Bank_Level_Parallism_Ready = 1.145455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180791 

BW Util details:
bwutil = 0.006548 
total_CMD = 33599 
util_bw = 220 
Wasted_Col = 214 
Wasted_Row = 71 
Idle = 33094 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33527 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 4 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 55 
Row_Bus_Util =  0.000536 
CoL_Bus_Util = 0.001637 
Either_Row_CoL_Bus_Util = 0.002143 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013889 
queue_avg = 0.006697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00669663
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33599 n_nop=33526 n_act=14 n_pre=3 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006905
n_activity=941 dram_eff=0.2465
bk0: 24a 33480i bk1: 23a 33529i bk2: 1a 33571i bk3: 1a 33568i bk4: 2a 33574i bk5: 0a 33599i bk6: 1a 33579i bk7: 1a 33579i bk8: 1a 33559i bk9: 2a 33537i bk10: 0a 33596i bk11: 0a 33597i bk12: 0a 33597i bk13: 1a 33578i bk14: 0a 33599i bk15: 1a 33581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758621
Row_Buffer_Locality_read = 0.758621
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298469
Bank_Level_Parallism_Col = 1.139942
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139942 

BW Util details:
bwutil = 0.006905 
total_CMD = 33599 
util_bw = 232 
Wasted_Col = 212 
Wasted_Row = 40 
Idle = 33115 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33599 
n_nop = 33526 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 3 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 58 
Row_Bus_Util =  0.000506 
CoL_Bus_Util = 0.001726 
Either_Row_CoL_Bus_Util = 0.002173 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.027397 
queue_avg = 0.004822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00482157

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159, Miss = 32, Miss_rate = 0.201, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 156, Miss = 31, Miss_rate = 0.199, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 151, Miss = 28, Miss_rate = 0.185, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 158, Miss = 34, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 158, Miss = 36, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 163, Miss = 37, Miss_rate = 0.227, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 163, Miss = 34, Miss_rate = 0.209, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 170, Miss = 41, Miss_rate = 0.241, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 158, Miss = 34, Miss_rate = 0.215, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 35, Miss_rate = 0.220, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 161, Miss = 37, Miss_rate = 0.230, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 151, Miss = 31, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 152, Miss = 30, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 150, Miss = 30, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 153, Miss = 33, Miss_rate = 0.216, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 145, Miss = 29, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 151, Miss = 31, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 159, Miss = 35, Miss_rate = 0.220, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 154, Miss = 31, Miss_rate = 0.201, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 36, Miss_rate = 0.225, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 137, Miss = 21, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 161, Miss = 29, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 144, Miss = 28, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 150, Miss = 30, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 149, Miss = 30, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4886
L2_total_cache_misses = 993
L2_total_cache_miss_rate = 0.2032
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 694
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 432
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4886
icnt_total_pkts_simt_to_mem=4670
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4670
Req_Network_cycles = 18288
Req_Network_injected_packets_per_cycle =       0.2554 
Req_Network_conflicts_per_cycle =       0.0024
Req_Network_conflicts_per_cycle_util =       0.0174
Req_Bank_Level_Parallism =       1.8922
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0047
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 4886
Reply_Network_cycles = 18288
Reply_Network_injected_packets_per_cycle =        0.2672
Reply_Network_conflicts_per_cycle =        0.6301
Reply_Network_conflicts_per_cycle_util =       4.2162
Reply_Bank_Level_Parallism =       1.7878
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0345
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0079
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 25799 (inst/sec)
gpgpu_simulation_rate = 3048 (cycle/sec)
gpgpu_silicon_slowdown = 625000x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-2.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 2
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 2 
gpu_sim_cycle = 13636
gpu_sim_insn = 154794
gpu_ipc =      11.3519
gpu_tot_sim_cycle = 31924
gpu_tot_stall_cycle = 15679
tot_cycles_exec_all_SM = 175320
cycles_passed = 31924
gpu_tot_sim_insn = 309588
gpu_tot_ipc =       9.6977
gpu_tot_issued_cta = 4
gpu_occupancy = 49.7702% 
gpu_tot_occupancy = 49.6190% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2906
partiton_level_parallism_total  =       0.2704
partiton_level_parallism_util =       1.6358
partiton_level_parallism_util_total  =       1.7652
L2_BW  =      18.6778 GB/Sec
L2_BW_total  =      17.3080 GB/Sec
gpu_total_sim_rate=30958

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5364
	L1I_total_cache_misses = 1524
	L1I_total_cache_miss_rate = 0.2841
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10907
	L1D_total_cache_misses = 9233
	L1D_total_cache_miss_rate = 0.8465
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10481
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.170
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1631
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1524
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1380
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1040
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6744

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9281
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1200
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 309588
gpgpu_n_tot_w_icount = 10728
gpgpu_n_stall_shd_mem = 5674
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7448
gpgpu_n_mem_write_global = 1040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41158
gpgpu_n_store_insn = 3005
gpgpu_n_shmem_insn = 32832
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4432
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1242
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16011	W0_Idle:122755	W0_Scoreboard:26158	W1:354	W2:6	W3:18	W4:30	W5:30	W6:48	W7:48	W8:72	W9:54	W10:30	W11:12	W12:12	W13:6	W14:12	W15:0	W16:0	W17:0	W18:12	W19:6	W20:12	W21:12	W22:30	W23:54	W24:72	W25:48	W26:48	W27:30	W28:30	W29:18	W30:6	W31:14	W32:9272
single_issue_nums: WS0:2952	WS1:2592	WS2:2592	WS3:2592	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59584 {8:7448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41600 {40:1040,}
traffic_breakdown_coretomem[INST_ACC_R] = 1152 {8:144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 297920 {40:7448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8320 {8:1040,}
traffic_breakdown_memtocore[INST_ACC_R] = 23040 {40:576,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 238 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 5 
mrq_lat_table:923 	19 	23 	124 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6323 	2165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	143 	1 	0 	982 	4413 	3084 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4976 	2012 	1056 	336 	89 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        18         0         1         0         1         0         0         0         1         0         0         0         0         0         0 
dram[1]:         4        20         1         1         0         1         0         0         0         0         0         1         0         0         0         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         0         0         2         1         1         0         2         0         0 
dram[4]:         8        20         0         1         1         1         0         1         0         1         0         1         1         0         1         0 
dram[5]:         8        19         0         0         0         1         2         1         1         1         0         0         1         1         1         0 
dram[6]:        20        20         0         1         1         0         0         1         0         0         0         1         0         0         0         0 
dram[7]:         4        20         0         0         0         1         0         0         1         1         1         0         1         1         1         0 
dram[8]:        19         1         0         0         0         0         1         0         0         0         0         1         0         1         0         0 
dram[9]:        20        20         0         0         1         0         1         0         1         1         1         1         0         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         0         0         0         0         0         0 
dram[11]:        19        20         0         1         0         0         0         1         0         1         0         1         0         0         0         0 
dram[12]:        20        20         1         1         0         0         0         0         0         0         0         1         0         1         0         1 
dram[13]:        20        20         1         0         0         0         1         0         0         0         0         0         2         0         0         1 
dram[14]:        20         4         1         0         1         0         0         1         1         1         0         1         0         0         0         0 
dram[15]:         4         4         1         0         0         0         0         1         0         1         0         0         1         0         0         0 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0         0     16311     16613         0         0         0         0     16362         0 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0         0     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869         0         0         0     12398     16326     16331     16382     16366     16330         0     16312     16341         0 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317         0     16345     12716     16762     16323         0     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319         0     16335     16612         0     12575         0 
dram[7]:      8750      9056     16323         0     12330     12422         0     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344         0     16327         0     12381     16348         0     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313         0 
dram[10]:      9367     16341     12803         0         0         0     12331     12815     16367         0     16344         0         0     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335         0     16321     12321     16317     16318     16329     12720         0     12627         0 
dram[12]:     17368     16342     12337     16325         0     16422         0         0     12318         0     12447     16335     16587     12316         0     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690         0     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331         0     16326         0     12490     16608     16529     16315     16696     16375         0     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379         0     16620     16612     16315     16309     12817         0     12624     16589         0     16694 
average row accesses per activate:
dram[0]: 13.000000  7.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[1]: 12.000000  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  4.833333  7.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000      -nan  1.333333  1.000000      -nan 
dram[4]: 14.000000  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  9.666667  8.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  2.000000 
dram[6]:  8.333333  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  2.000000      -nan 
dram[7]: 12.000000  4.666667  2.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  8.000000  7.333333  1.000000      -nan  2.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  7.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan 
dram[10]:  9.666667  6.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.500000      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000 
dram[11]:  9.333333  9.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000      -nan      -nan  2.000000      -nan  2.000000  1.000000  1.000000  1.000000      -nan  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]: 10.500000 12.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000      -nan  1.000000  1.000000  1.000000 
dram[15]: 12.000000 12.000000  1.000000  1.000000  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000      -nan  1.000000 
average row locality = 1132/390 = 2.902564
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28         1         2         1         2         0         0         1         2         0         0         0         0         1         0 
dram[1]:        24        25         3         3         1         3         1         1         0         0         2         3         1         1         1         2 
dram[2]:        29        30         0         0         3         0         1         2         2         4         4         5         3         1         2         1 
dram[3]:        31        30         1         0         0         0         2         1         1         5         2         4         0         8         1         0 
dram[4]:        28        31         1         2         3         2         0         2         0         2         1         2         2         0         2         1 
dram[5]:        29        24         1         0         2         2         5         2         2         2         1         1         3         2         2         2 
dram[6]:        25        26         1         2         2         1         1         2         0         1         0         3         1         0         2         0 
dram[7]:        24        28         2         0         1         2         0         1         4         2         3         1         2         3         2         1 
dram[8]:        24        22         1         0         2         0         2         1         0         1         1         2         0         2         0         1 
dram[9]:        22        27         1         1         2         1         2         1         3         2         2         3         1         1         4         0 
dram[10]:        29        26         1         0         0         0         1         1         3         0         1         0         0         1         1         1 
dram[11]:        28        28         1         3         1         1         0         2         1         2         1         2         1         0         1         0 
dram[12]:        22        22         2         2         0         1         0         0         2         0         2         2         1         4         0         2 
dram[13]:        21        22         2         1         1         1         2         1         0         1         0         1         5         1         1         3 
dram[14]:        21        24         2         0         2         0         1         2         2         2         2         3         0         1         1         1 
dram[15]:        24        24         2         1         2         0         1         2         1         2         1         0         2         1         0         1 
total dram reads = 1132
min_bank_accesses = 0!
chip skew: 87/59 = 1.47
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1158      1064     29190     14940      2267      1258    none      none         316       322    none      none      none      none         313    none  
dram[1]:       1301      1278      9945     10034      2069       931       319       315    none      none         315       323       314       317       315       329
dram[2]:       1114      1046    none      none         909    none         318       327       421       323       382       329       324       319       323       322
dram[3]:       1061      1051     28839    none      none      none         328       319       325       331       322       328    none         338       512    none  
dram[4]:       1125      1041     29518     14585       323       324    none         321    none         321       312       319       330    none         319       318
dram[5]:       1089      1283     29135    none         315       321       333       324       327       329       315       320       321       319       324       314
dram[6]:       1254      1217     28050     14499       337       323       317       413    none         509    none         326       499    none         315    none  
dram[7]:       1271      1157     14725    none         324       320    none         318       323       425       323       320       319       325       319       314
dram[8]:       1246      1397     28926    none         323    none         321       321    none         316       333       319    none         326    none         316
dram[9]:       1394      1154     29189     31884       327       318       324       329       324       322       319       322       323       314       331    none  
dram[10]:       1056      1178     29496    none      none      none         325       312       382    none         320    none      none         318       504       326
dram[11]:       1085      1073     28809      9938       316       321    none         332       318       321       330       324       316    none         314    none  
dram[12]:       1395      1386     14797     14259    none         312    none      none         320    none         315       323       314       335    none         319
dram[13]:       1431      1373     14849     31112       512       313       318       327    none         313    none         318       321       516       320       318
dram[14]:       1392      1192     14379    none         324    none         314       321       320       326       316       320    none         314       317       508
dram[15]:       1223      1205     14525     28496       318    none         315       327       517       416       315    none         318       316    none         503
maximum mf latency per bank:
dram[0]:        396       394       323       325       323       326         0         0       316       331         0         0         0         0       313         0
dram[1]:        397       446       346       325       314       376       319       315         0         0       317       327       314       317       315       329
dram[2]:        464       450       269       266       325       225       318       330       328       337       347       344       326       319       330       322
dram[3]:        449       389       314       272       245       227       332       319       325       355       330       342         0       369       322         0
dram[4]:        444       446       325       329       327       325         0       326         0       323       312       325       342         0       325       318
dram[5]:        430       395       314       264       317       323       356       326       335       336       315       320       327       323       331       315
dram[6]:        404       406       322       342       353       323       317       324         0       318         0       333       312         0       317         0
dram[7]:        386       419       318       271       324       324         0       318       327       339       327       320       323       329       324       314
dram[8]:        402       422       319       270       326         0       325       321         0       316       333       326         0       328         0       316
dram[9]:        390       387       313       315       333       318       332       329       328       324       325       326       323       314       357         0
dram[10]:        435       437       313       270         0         0       325       312       324         0       320         0         0       318       314       326
dram[11]:        439       433       331       338       316       321         0       345       318       325       330       325       316         0       314         0
dram[12]:        435       385       327       323         0       312         0         0       321         0       317       325       314       364         0       325
dram[13]:        386       388       323       317       323       313       323       327         0       313         0       318       335       317       320       333
dram[14]:        382       395       358       303       330         0       314       327       324       335       317       325         0       314       317       319
dram[15]:        384       386       325       325       321         0       315       340       329       326       315         0       325       316         0       315
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58565 n_act=16 n_pre=7 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004365
n_activity=1207 dram_eff=0.2121
bk0: 26a 58538i bk1: 28a 58471i bk2: 1a 58629i bk3: 2a 58591i bk4: 1a 58623i bk5: 2a 58588i bk6: 0a 58648i bk7: 0a 58651i bk8: 1a 58631i bk9: 2a 58582i bk10: 0a 58648i bk11: 0a 58649i bk12: 0a 58650i bk13: 0a 58653i bk14: 1a 58633i bk15: 0a 58655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263261
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004365 
total_CMD = 58652 
util_bw = 256 
Wasted_Col = 259 
Wasted_Row = 93 
Idle = 58044 

BW Util Bottlenecks: 
RCDc_limit = 299 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58565 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 64 
Row_Bus_Util =  0.000392 
CoL_Bus_Util = 0.001091 
Either_Row_CoL_Bus_Util = 0.001483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00260861
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58543 n_act=26 n_pre=12 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004842
n_activity=1507 dram_eff=0.1885
bk0: 24a 58549i bk1: 25a 58479i bk2: 3a 58515i bk3: 3a 58536i bk4: 1a 58625i bk5: 3a 58490i bk6: 1a 58626i bk7: 1a 58630i bk8: 0a 58652i bk9: 0a 58654i bk10: 2a 58631i bk11: 3a 58551i bk12: 1a 58629i bk13: 1a 58633i bk14: 1a 58632i bk15: 2a 58593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.633803
Row_Buffer_Locality_read = 0.633803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.143333
Bank_Level_Parallism_Ready = 1.154930
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110000 

BW Util details:
bwutil = 0.004842 
total_CMD = 58652 
util_bw = 284 
Wasted_Col = 440 
Wasted_Row = 226 
Idle = 57702 

BW Util Bottlenecks: 
RCDc_limit = 485 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58543 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 12 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 71 
Row_Bus_Util =  0.000648 
CoL_Bus_Util = 0.001211 
Either_Row_CoL_Bus_Util = 0.001858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00530246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58508 n_act=36 n_pre=23 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005933
n_activity=1760 dram_eff=0.1977
bk0: 29a 58320i bk1: 30a 58436i bk2: 0a 58642i bk3: 0a 58648i bk4: 3a 58551i bk5: 0a 58647i bk6: 1a 58632i bk7: 2a 58577i bk8: 2a 58587i bk9: 4a 58551i bk10: 4a 58521i bk11: 5a 58443i bk12: 3a 58550i bk13: 1a 58623i bk14: 2a 58583i bk15: 1a 58624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586207
Row_Buffer_Locality_read = 0.586207
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.476326
Bank_Level_Parallism_Col = 1.207317
Bank_Level_Parallism_Ready = 1.079545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178862 

BW Util details:
bwutil = 0.005933 
total_CMD = 58652 
util_bw = 348 
Wasted_Col = 534 
Wasted_Row = 272 
Idle = 57498 

BW Util Bottlenecks: 
RCDc_limit = 632 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58508 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 23 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 87 
Row_Bus_Util =  0.001006 
CoL_Bus_Util = 0.001483 
Either_Row_CoL_Bus_Util = 0.002455 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.013889 
queue_avg = 0.007212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00721203
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58517 n_act=30 n_pre=19 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005865
n_activity=1569 dram_eff=0.2192
bk0: 31a 58412i bk1: 30a 58452i bk2: 1a 58626i bk3: 0a 58650i bk4: 0a 58651i bk5: 0a 58654i bk6: 2a 58593i bk7: 1a 58632i bk8: 1a 58623i bk9: 5a 58523i bk10: 2a 58585i bk11: 4a 58484i bk12: 0a 58649i bk13: 8a 58368i bk14: 1a 58619i bk15: 0a 58650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651163
Row_Buffer_Locality_read = 0.651163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500566
Bank_Level_Parallism_Col = 1.204687
Bank_Level_Parallism_Ready = 1.080460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131250 

BW Util details:
bwutil = 0.005865 
total_CMD = 58652 
util_bw = 344 
Wasted_Col = 435 
Wasted_Row = 211 
Idle = 57662 

BW Util Bottlenecks: 
RCDc_limit = 521 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58517 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 19 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 86 
Row_Bus_Util =  0.000835 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.002302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00731433
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58532 n_act=27 n_pre=14 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005388
n_activity=1628 dram_eff=0.1941
bk0: 28a 58536i bk1: 31a 58400i bk2: 1a 58624i bk3: 2a 58589i bk4: 3a 58540i bk5: 2a 58587i bk6: 0a 58648i bk7: 2a 58592i bk8: 0a 58652i bk9: 2a 58594i bk10: 1a 58634i bk11: 2a 58594i bk12: 2a 58582i bk13: 0a 58649i bk14: 2a 58592i bk15: 1a 58632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658228
Row_Buffer_Locality_read = 0.658228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229044
Bank_Level_Parallism_Col = 1.107087
Bank_Level_Parallism_Ready = 1.075949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083465 

BW Util details:
bwutil = 0.005388 
total_CMD = 58652 
util_bw = 316 
Wasted_Col = 466 
Wasted_Row = 184 
Idle = 57686 

BW Util Bottlenecks: 
RCDc_limit = 511 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58532 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 79 
Row_Bus_Util =  0.000699 
CoL_Bus_Util = 0.001347 
Either_Row_CoL_Bus_Util = 0.002046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00398963
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58527 n_act=30 n_pre=15 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005456
n_activity=1770 dram_eff=0.1808
bk0: 29a 58491i bk1: 24a 58505i bk2: 1a 58624i bk3: 0a 58648i bk4: 2a 58630i bk5: 2a 58593i bk6: 5a 58474i bk7: 2a 58589i bk8: 2a 58586i bk9: 2a 58569i bk10: 1a 58634i bk11: 1a 58634i bk12: 3a 58553i bk13: 2a 58590i bk14: 2a 58576i bk15: 2a 58628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305711
Bank_Level_Parallism_Col = 1.148773
Bank_Level_Parallism_Ready = 1.061728
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116564 

BW Util details:
bwutil = 0.005456 
total_CMD = 58652 
util_bw = 320 
Wasted_Col = 490 
Wasted_Row = 201 
Idle = 57641 

BW Util Bottlenecks: 
RCDc_limit = 556 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58527 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 80 
Row_Bus_Util =  0.000767 
CoL_Bus_Util = 0.001364 
Either_Row_CoL_Bus_Util = 0.002131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00547296
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58554 n_act=22 n_pre=10 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004569
n_activity=1269 dram_eff=0.2112
bk0: 25a 58486i bk1: 26a 58454i bk2: 1a 58620i bk3: 2a 58590i bk4: 2a 58557i bk5: 1a 58624i bk6: 1a 58629i bk7: 2a 58590i bk8: 0a 58652i bk9: 1a 58634i bk10: 0a 58653i bk11: 3a 58553i bk12: 1a 58629i bk13: 0a 58650i bk14: 2a 58629i bk15: 0a 58655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671642
Row_Buffer_Locality_read = 0.671642
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441708
Bank_Level_Parallism_Col = 1.182013
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182013 

BW Util details:
bwutil = 0.004569 
total_CMD = 58652 
util_bw = 268 
Wasted_Col = 325 
Wasted_Row = 123 
Idle = 57936 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58554 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 10 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 67 
Row_Bus_Util =  0.000546 
CoL_Bus_Util = 0.001142 
Either_Row_CoL_Bus_Util = 0.001671 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.010204 
queue_avg = 0.003956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00395553
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58528 n_act=31 n_pre=17 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005183
n_activity=1696 dram_eff=0.1792
bk0: 24a 58538i bk1: 28a 58373i bk2: 2a 58623i bk3: 0a 58650i bk4: 1a 58630i bk5: 2a 58593i bk6: 0a 58654i bk7: 1a 58636i bk8: 4a 58515i bk9: 2a 58593i bk10: 3a 58545i bk11: 1a 58630i bk12: 2a 58591i bk13: 3a 58539i bk14: 2a 58587i bk15: 1a 58627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.592105
Row_Buffer_Locality_read = 0.592105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.294972
Bank_Level_Parallism_Col = 1.119645
Bank_Level_Parallism_Ready = 1.065789
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097489 

BW Util details:
bwutil = 0.005183 
total_CMD = 58652 
util_bw = 304 
Wasted_Col = 518 
Wasted_Row = 187 
Idle = 57643 

BW Util Bottlenecks: 
RCDc_limit = 572 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58528 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 17 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 76 
Row_Bus_Util =  0.000818 
CoL_Bus_Util = 0.001296 
Either_Row_CoL_Bus_Util = 0.002114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00518311
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58568 n_act=18 n_pre=7 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004024
n_activity=1188 dram_eff=0.1987
bk0: 24a 58502i bk1: 22a 58492i bk2: 1a 58625i bk3: 0a 58648i bk4: 2a 58628i bk5: 0a 58652i bk6: 2a 58591i bk7: 1a 58629i bk8: 0a 58655i bk9: 1a 58634i bk10: 1a 58629i bk11: 2a 58590i bk12: 0a 58652i bk13: 2a 58593i bk14: 0a 58651i bk15: 1a 58633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694915
Row_Buffer_Locality_read = 0.694915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.277040
Bank_Level_Parallism_Col = 1.169082
Bank_Level_Parallism_Ready = 1.065574
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169082 

BW Util details:
bwutil = 0.004024 
total_CMD = 58652 
util_bw = 236 
Wasted_Col = 285 
Wasted_Row = 97 
Idle = 58034 

BW Util Bottlenecks: 
RCDc_limit = 330 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58568 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 7 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 59 
Row_Bus_Util =  0.000426 
CoL_Bus_Util = 0.001006 
Either_Row_CoL_Bus_Util = 0.001432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00774057
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58532 n_act=31 n_pre=16 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004979
n_activity=1694 dram_eff=0.1724
bk0: 22a 58474i bk1: 27a 58415i bk2: 1a 58622i bk3: 1a 58629i bk4: 2a 58583i bk5: 1a 58627i bk6: 2a 58594i bk7: 1a 58614i bk8: 3a 58593i bk9: 2a 58592i bk10: 2a 58591i bk11: 3a 58547i bk12: 1a 58630i bk13: 1a 58631i bk14: 4a 58480i bk15: 0a 58646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.575342
Row_Buffer_Locality_read = 0.575342
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305286
Bank_Level_Parallism_Col = 1.180251
Bank_Level_Parallism_Ready = 1.041096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164577 

BW Util details:
bwutil = 0.004979 
total_CMD = 58652 
util_bw = 292 
Wasted_Col = 470 
Wasted_Row = 264 
Idle = 57626 

BW Util Bottlenecks: 
RCDc_limit = 548 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58532 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 73 
Row_Bus_Util =  0.000801 
CoL_Bus_Util = 0.001245 
Either_Row_CoL_Bus_Util = 0.002046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00714383
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58566 n_act=16 n_pre=6 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004433
n_activity=1128 dram_eff=0.2305
bk0: 29a 58495i bk1: 26a 58483i bk2: 1a 58621i bk3: 0a 58646i bk4: 0a 58650i bk5: 0a 58652i bk6: 1a 58634i bk7: 1a 58633i bk8: 3a 58590i bk9: 0a 58651i bk10: 1a 58630i bk11: 0a 58652i bk12: 0a 58654i bk13: 1a 58633i bk14: 1a 58633i bk15: 1a 58633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753846
Row_Buffer_Locality_read = 0.753846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142308
Bank_Level_Parallism_Col = 1.061758
Bank_Level_Parallism_Ready = 1.030769
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061758 

BW Util details:
bwutil = 0.004433 
total_CMD = 58652 
util_bw = 260 
Wasted_Col = 286 
Wasted_Row = 79 
Idle = 58027 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58566 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 6 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 65 
Row_Bus_Util =  0.000375 
CoL_Bus_Util = 0.001108 
Either_Row_CoL_Bus_Util = 0.001466 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.011628 
queue_avg = 0.005098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00509787
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58549 n_act=22 n_pre=9 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00491
n_activity=1392 dram_eff=0.2069
bk0: 28a 58499i bk1: 28a 58513i bk2: 1a 58630i bk3: 3a 58544i bk4: 1a 58629i bk5: 1a 58621i bk6: 0a 58651i bk7: 2a 58562i bk8: 1a 58629i bk9: 2a 58588i bk10: 1a 58611i bk11: 2a 58580i bk12: 1a 58627i bk13: 0a 58651i bk14: 1a 58634i bk15: 0a 58657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694444
Row_Buffer_Locality_read = 0.694444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282738
Bank_Level_Parallism_Col = 1.149312
Bank_Level_Parallism_Ready = 1.054795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149312 

BW Util details:
bwutil = 0.004910 
total_CMD = 58652 
util_bw = 288 
Wasted_Col = 352 
Wasted_Row = 144 
Idle = 57868 

BW Util Bottlenecks: 
RCDc_limit = 397 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58549 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 9 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 72 
Row_Bus_Util =  0.000529 
CoL_Bus_Util = 0.001228 
Either_Row_CoL_Bus_Util = 0.001756 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0057287
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58559 n_act=21 n_pre=10 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004228
n_activity=1319 dram_eff=0.188
bk0: 22a 58548i bk1: 22a 58514i bk2: 2a 58583i bk3: 2a 58587i bk4: 0a 58644i bk5: 1a 58626i bk6: 0a 58647i bk7: 0a 58653i bk8: 2a 58625i bk9: 0a 58656i bk10: 2a 58634i bk11: 2a 58598i bk12: 1a 58636i bk13: 4a 58469i bk14: 0a 58650i bk15: 2a 58592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661290
Row_Buffer_Locality_read = 0.661290
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.291601
Bank_Level_Parallism_Col = 1.165217
Bank_Level_Parallism_Ready = 1.063492
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158696 

BW Util details:
bwutil = 0.004228 
total_CMD = 58652 
util_bw = 248 
Wasted_Col = 327 
Wasted_Row = 154 
Idle = 57923 

BW Util Bottlenecks: 
RCDc_limit = 380 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58559 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 10 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 62 
Row_Bus_Util =  0.000529 
CoL_Bus_Util = 0.001057 
Either_Row_CoL_Bus_Util = 0.001586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00511492
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58557 n_act=23 n_pre=9 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004297
n_activity=1395 dram_eff=0.1806
bk0: 21a 58550i bk1: 22a 58518i bk2: 2a 58589i bk3: 1a 58629i bk4: 1a 58622i bk5: 1a 58632i bk6: 2a 58592i bk7: 1a 58630i bk8: 0a 58652i bk9: 1a 58633i bk10: 0a 58652i bk11: 1a 58633i bk12: 5a 58508i bk13: 1a 58622i bk14: 1a 58627i bk15: 3a 58590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634921
Row_Buffer_Locality_read = 0.634921
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.301146
Bank_Level_Parallism_Col = 1.175000
Bank_Level_Parallism_Ready = 1.031746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175000 

BW Util details:
bwutil = 0.004297 
total_CMD = 58652 
util_bw = 252 
Wasted_Col = 348 
Wasted_Row = 116 
Idle = 57936 

BW Util Bottlenecks: 
RCDc_limit = 414 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58557 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 9 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 63 
Row_Bus_Util =  0.000546 
CoL_Bus_Util = 0.001074 
Either_Row_CoL_Bus_Util = 0.001620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00339289
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58558 n_act=22 n_pre=9 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004365
n_activity=1365 dram_eff=0.1875
bk0: 21a 58555i bk1: 24a 58530i bk2: 2a 58556i bk3: 0a 58646i bk4: 2a 58591i bk5: 0a 58651i bk6: 1a 58635i bk7: 2a 58593i bk8: 2a 58592i bk9: 2a 58593i bk10: 2a 58630i bk11: 3a 58551i bk12: 0a 58647i bk13: 1a 58631i bk14: 1a 58632i bk15: 1a 58630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.656250
Row_Buffer_Locality_read = 0.656250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143258
Bank_Level_Parallism_Col = 1.124272
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124272 

BW Util details:
bwutil = 0.004365 
total_CMD = 58652 
util_bw = 256 
Wasted_Col = 374 
Wasted_Row = 171 
Idle = 57851 

BW Util Bottlenecks: 
RCDc_limit = 408 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58558 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 9 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 64 
Row_Bus_Util =  0.000529 
CoL_Bus_Util = 0.001091 
Either_Row_CoL_Bus_Util = 0.001603 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.010638 
queue_avg = 0.003836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00383619
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58652 n_nop=58565 n_act=19 n_pre=6 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004365
n_activity=1269 dram_eff=0.2017
bk0: 24a 58533i bk1: 24a 58583i bk2: 2a 58584i bk3: 1a 58620i bk4: 2a 58627i bk5: 0a 58652i bk6: 1a 58632i bk7: 2a 58592i bk8: 1a 58612i bk9: 2a 58591i bk10: 1a 58629i bk11: 0a 58649i bk12: 2a 58589i bk13: 1a 58628i bk14: 0a 58651i bk15: 1a 58634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703125
Row_Buffer_Locality_read = 0.703125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252319
Bank_Level_Parallism_Col = 1.108108
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108108 

BW Util details:
bwutil = 0.004365 
total_CMD = 58652 
util_bw = 256 
Wasted_Col = 310 
Wasted_Row = 80 
Idle = 58006 

BW Util Bottlenecks: 
RCDc_limit = 346 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58652 
n_nop = 58565 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 6 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 64 
Row_Bus_Util =  0.000426 
CoL_Bus_Util = 0.001091 
Either_Row_CoL_Bus_Util = 0.001483 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.022989 
queue_avg = 0.002762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00276205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 297, Miss = 37, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 297, Miss = 40, Miss_rate = 0.135, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 287, Miss = 40, Miss_rate = 0.139, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 293, Miss = 45, Miss_rate = 0.154, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 297, Miss = 48, Miss_rate = 0.162, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 307, Miss = 49, Miss_rate = 0.160, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 306, Miss = 44, Miss_rate = 0.144, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 314, Miss = 53, Miss_rate = 0.169, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 293, Miss = 41, Miss_rate = 0.140, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 298, Miss = 46, Miss_rate = 0.154, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 279, Miss = 40, Miss_rate = 0.143, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 278, Miss = 37, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 283, Miss = 39, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 282, Miss = 42, Miss_rate = 0.149, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 286, Miss = 44, Miss_rate = 0.154, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 271, Miss = 32, Miss_rate = 0.118, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 259, Miss = 30, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 266, Miss = 38, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 294, Miss = 36, Miss_rate = 0.122, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 291, Miss = 37, Miss_rate = 0.127, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 269, Miss = 30, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 36, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 291, Miss = 39, Miss_rate = 0.134, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 257, Miss = 29, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 262, Miss = 34, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 262, Miss = 33, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 277, Miss = 32, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 260, Miss = 32, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 272, Miss = 33, Miss_rate = 0.121, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 275, Miss = 34, Miss_rate = 0.124, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 273, Miss = 32, Miss_rate = 0.117, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 9064
L2_total_cache_misses = 1231
L2_total_cache_miss_rate = 0.1358
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 62
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 720
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9064
icnt_total_pkts_simt_to_mem=8632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8632
Req_Network_cycles = 31924
Req_Network_injected_packets_per_cycle =       0.2704 
Req_Network_conflicts_per_cycle =       0.0017
Req_Network_conflicts_per_cycle_util =       0.0110
Req_Bank_Level_Parallism =       1.7652
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0027
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0084

Reply_Network_injected_packets_num = 9064
Reply_Network_cycles = 31924
Reply_Network_injected_packets_per_cycle =        0.2839
Reply_Network_conflicts_per_cycle =        0.5642
Reply_Network_conflicts_per_cycle_util =       3.3631
Reply_Bank_Level_Parallism =       1.6923
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0269
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0084
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 30958 (inst/sec)
gpgpu_simulation_rate = 3192 (cycle/sec)
gpgpu_silicon_slowdown = 596804x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-3.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 3
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 13684
gpu_sim_insn = 154794
gpu_ipc =      11.3120
gpu_tot_sim_cycle = 45608
gpu_tot_stall_cycle = 23203
tot_cycles_exec_all_SM = 244388
cycles_passed = 45608
gpu_tot_sim_insn = 464382
gpu_tot_ipc =      10.1820
gpu_tot_issued_cta = 6
gpu_occupancy = 49.7741% 
gpu_tot_occupancy = 49.6628% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2904
partiton_level_parallism_total  =       0.2764
partiton_level_parallism_util =       1.6976
partiton_level_parallism_util_total  =       1.7433
L2_BW  =      18.6658 GB/Sec
L2_BW_total  =      17.7154 GB/Sec
gpu_total_sim_rate=33170

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8046
	L1I_total_cache_misses = 2279
	L1I_total_cache_miss_rate = 0.2832
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15960
	L1D_total_cache_misses = 13642
	L1D_total_cache_miss_rate = 0.8548
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 15145
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.181
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2394
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2279
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2063
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1361
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10109

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13621
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1524
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 464382
gpgpu_n_tot_w_icount = 16092
gpgpu_n_stall_shd_mem = 8156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11029
gpgpu_n_mem_write_global = 1361
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61986
gpgpu_n_store_insn = 4383
gpgpu_n_shmem_insn = 49248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6392
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1764
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23701	W0_Idle:166910	W0_Scoreboard:38183	W1:528	W2:6	W3:18	W4:30	W5:30	W6:54	W7:48	W8:108	W9:78	W10:48	W11:30	W12:48	W13:18	W14:36	W15:18	W16:0	W17:18	W18:36	W19:18	W20:48	W21:30	W22:48	W23:78	W24:108	W25:48	W26:54	W27:30	W28:30	W29:18	W30:6	W31:18	W32:13908
single_issue_nums: WS0:4428	WS1:3888	WS2:3888	WS3:3888	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88232 {8:11029,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54440 {40:1361,}
traffic_breakdown_coretomem[INST_ACC_R] = 1728 {8:216,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 441160 {40:11029,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10888 {8:1361,}
traffic_breakdown_memtocore[INST_ACC_R] = 34560 {40:864,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 234 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1049 	19 	23 	131 	47 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9491 	2899 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	215 	1 	0 	1499 	6496 	4386 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7472 	3020 	1450 	339 	90 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        18         0         1         0         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         0         0         0         0         0         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         1         0         2         1         1         1         2         0         0 
dram[4]:        20        20         0         1         1         1         0         1         0         1         0         1         1         0         1         0 
dram[5]:        20        19         0         0         0         1         2         1         1         1         0         1         1         1         1         2 
dram[6]:        20        20         1         1         1         0         1         1         0         1         0         1         0         0         2         0 
dram[7]:         4        20         0         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19         1         0         0         0         0         1         1         1         1         0         1         0         1         0         0 
dram[9]:        20        20         1         0         1         0         1         0         1         1         1         1         1         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         1         0         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         0         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         0         0         0         0         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         0         1         1         1         0         1         1         1         0         0 
dram[15]:         4        20         1         1         2         0         1         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0         0     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0         0     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869         0         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341         0 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323         0     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319         0     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323         0     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344         0     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313         0 
dram[10]:      9367     16341     12803         0         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335         0     16321     12321     16317     16318     16329     12720         0     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316         0     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331         0     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]: 13.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  8.333333  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  4.285714  7.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000      -nan 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.500000  2.000000 
dram[7]: 12.000000  4.142857  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  7.333333  1.000000      -nan  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  5.750000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000      -nan 
dram[10]:  9.666667  6.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.333333      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.000000  1.500000  1.000000  1.000000  1.000000      -nan  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1276/526 = 2.425855
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        29         1         2         1         5         0         0         1         2         2         0         1         2         2         2 
dram[1]:        25        25         3         3         2         3         1         1         0         0         2         5         1         2         5         3 
dram[2]:        30        30         0         0         5         0         1         2         3         4         4         6         3         1         3         1 
dram[3]:        31        30         1         0         0         0         4         3         1         5         2         4         3         9         1         0 
dram[4]:        29        31         1         3         3         2         0         4         1         2         1         2         2         0         2         1 
dram[5]:        30        28         1         0         2         3         5         3         2         3         1         2         3         3         2         3 
dram[6]:        25        27         2         2         2         1         2         2         0         2         0         3         1         0         3         2 
dram[7]:        24        29         2         0         1         2         1         1         4         5         3         2         2         3         2         1 
dram[8]:        27        22         1         0         2         0         2         4         2         2         1         3         0         3         0         1 
dram[9]:        23        27         3         1         2         1         5         1         3         3         3         3         3         1         4         0 
dram[10]:        29        26         1         0         0         0         1         1         4         0         4         1         2         3         1         1 
dram[11]:        28        29         3         4         1         2         0         2         3         2         2         2         1         0         3         1 
dram[12]:        22        22         2         2         0         1         1         1         4         1         3         2         1         4         0         2 
dram[13]:        21        22         2         1         1         2         2         1         0         1         1         2         9         1         2         3 
dram[14]:        22        24         2         0         2         1         1         3         4         4         2         3         2         2         1         1 
dram[15]:        24        25         2         2         3         1         3         2         2         4         1         2         3         2         0         2 
total dram reads = 1276
min_bank_accesses = 0!
chip skew: 94/68 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1581      1425     43673     22266      3142       916    none      none         316       322       320    none         318       317       318       330
dram[1]:       1706      1706     14812     14958      1624      1342       319       504    none      none         506       363       314       321       368       394
dram[2]:       1451      1415    none      none         896    none         507       421       388       422       523       395       388       507       331       322
dram[3]:       1415      1405     43338    none      none      none         377       324       325       331       322       376       352       358       702    none  
dram[4]:       1483      1407     44069     14518       385       324    none         428       314       321       312       418       428    none         413       318
dram[5]:       1446      1570     43947    none         315       324       333       326       517       337       315       416       447       320       324       317
dram[6]:       1705      1600     21380     21724       337       323       320       413    none         423    none         389       499    none         323       321
dram[7]:       1730      1517     21999    none         324       320       316       508       418       376       386       322       419       325       413       314
dram[8]:       1544      1887     46206    none         323    none         416       331       321       321       333       389    none         326    none         503
dram[9]:       1821      1549     14791     46426       327       318       333       329       324       391       385       385       325       314       426    none  
dram[10]:       1420      1590     44144    none      none      none         325       312       368    none         330       315       338       323       504       326
dram[11]:       1463      1415     14467     11196       316       323    none         332       340       415       423       324       503    none         323       313
dram[12]:       1883      1882     22123     21421    none         312       317       315       431       316       320       323       314       479    none         319
dram[13]:       1936      1864     22244     45350       512       319       318       327    none         313       318       321       347       516       321       381
dram[14]:       1808      1616     21406    none         324       314       314       322       325       326       503       450       320       320       317       695
dram[15]:       1658      1585     21858     21701       325       314       323       327       422       424       503       314       383       414    none         415
maximum mf latency per bank:
dram[0]:        396       394       323       325       323       347         0         0       316       331       326         0       318       318       324       334
dram[1]:        397       446       346       325       327       376       319       315         0         0       317       336       314       326       348       336
dram[2]:        464       450       269       267       340       227       318       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       314       272       245       227       332       331       325       355       330       342       382       369       322         0
dram[4]:        444       446       325       329       327       325         0       364       314       323       312       325       342         0       325       318
dram[5]:        430       395       314       272       317       330       356       330       335       354       315       325       327       324       331       324
dram[6]:        404       406       347       342       353       323       323       324         0       338         0       333       312         0       340       323
dram[7]:        386       419       318       271       324       324       316       318       327       365       327       325       323       329       324       314
dram[8]:        402       422       319       270       326         0       325       337       325       326       333       335         0       328         0       316
dram[9]:        390       387       334       315       333       318       361       329       328       339       326       326       328       314       357         0
dram[10]:        435       437       313       270         0         0       325       312       328         0       342       315       340       327       314       326
dram[11]:        439       433       331       338       316       325         0       345       367       325       330       325       316         0       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       316       332       325       314       364         0       325
dram[13]:        386       388       323       317       323       325       323       327         0       313       318       325       339       317       323       333
dram[14]:        382       395       358       303       330       314       314       327       335       335       317       325       326       326       317       319
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83676 n_act=27 n_pre=14 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003628
n_activity=1722 dram_eff=0.1765
bk0: 26a 83676i bk1: 29a 83570i bk2: 1a 83767i bk3: 2a 83732i bk4: 1a 83764i bk5: 5a 83600i bk6: 0a 83783i bk7: 0a 83790i bk8: 1a 83771i bk9: 2a 83726i bk10: 2a 83731i bk11: 0a 83791i bk12: 1a 83774i bk13: 2a 83773i bk14: 2a 83734i bk15: 2a 83725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644737
Row_Buffer_Locality_read = 0.644737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.253333
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.065789
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003628 
total_CMD = 83793 
util_bw = 304 
Wasted_Col = 445 
Wasted_Row = 196 
Idle = 82848 

BW Util Bottlenecks: 
RCDc_limit = 507 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83676 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 76 
Row_Bus_Util =  0.000489 
CoL_Bus_Util = 0.000907 
Either_Row_CoL_Bus_Util = 0.001396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00206461
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83654 n_act=36 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003867
n_activity=1986 dram_eff=0.1631
bk0: 25a 83649i bk1: 25a 83615i bk2: 3a 83656i bk3: 3a 83677i bk4: 2a 83726i bk5: 3a 83629i bk6: 1a 83767i bk7: 1a 83772i bk8: 0a 83794i bk9: 0a 83797i bk10: 2a 83774i bk11: 5a 83612i bk12: 1a 83771i bk13: 2a 83733i bk14: 5a 83563i bk15: 3a 83681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555556
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297528
Bank_Level_Parallism_Col = 1.150649
Bank_Level_Parallism_Ready = 1.135803
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114286 

BW Util details:
bwutil = 0.003867 
total_CMD = 83793 
util_bw = 324 
Wasted_Col = 594 
Wasted_Row = 359 
Idle = 82516 

BW Util Bottlenecks: 
RCDc_limit = 667 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83654 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 81 
Row_Bus_Util =  0.000692 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00372346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83631 n_act=42 n_pre=29 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00444
n_activity=2108 dram_eff=0.1765
bk0: 30a 83421i bk1: 30a 83576i bk2: 0a 83783i bk3: 0a 83790i bk4: 5a 83613i bk5: 0a 83784i bk6: 1a 83772i bk7: 2a 83717i bk8: 3a 83687i bk9: 4a 83691i bk10: 4a 83663i bk11: 6a 83545i bk12: 3a 83692i bk13: 1a 83765i bk14: 3a 83678i bk15: 1a 83764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548387
Row_Buffer_Locality_read = 0.548387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.437649
Bank_Level_Parallism_Col = 1.192217
Bank_Level_Parallism_Ready = 1.074468
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167453 

BW Util details:
bwutil = 0.004440 
total_CMD = 83793 
util_bw = 372 
Wasted_Col = 640 
Wasted_Row = 357 
Idle = 82424 

BW Util Bottlenecks: 
RCDc_limit = 748 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83631 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 29 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 71 
issued_total_col = 93 
Row_Bus_Util =  0.000847 
CoL_Bus_Util = 0.001110 
Either_Row_CoL_Bus_Util = 0.001933 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.012346 
queue_avg = 0.005048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00504815
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83635 n_act=38 n_pre=26 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004487
n_activity=2027 dram_eff=0.1855
bk0: 31a 83552i bk1: 30a 83593i bk2: 1a 83767i bk3: 0a 83793i bk4: 0a 83795i bk5: 0a 83798i bk6: 4a 83656i bk7: 3a 83686i bk8: 1a 83762i bk9: 5a 83664i bk10: 2a 83726i bk11: 4a 83625i bk12: 3a 83631i bk13: 9a 83463i bk14: 1a 83756i bk15: 0a 83788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.595745
Row_Buffer_Locality_read = 0.595745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441801
Bank_Level_Parallism_Col = 1.178481
Bank_Level_Parallism_Ready = 1.073684
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118987 

BW Util details:
bwutil = 0.004487 
total_CMD = 83793 
util_bw = 376 
Wasted_Col = 581 
Wasted_Row = 339 
Idle = 82497 

BW Util Bottlenecks: 
RCDc_limit = 677 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83635 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 26 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 94 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.001122 
Either_Row_CoL_Bus_Util = 0.001886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00595515
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83659 n_act=32 n_pre=18 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00401
n_activity=2006 dram_eff=0.1675
bk0: 29a 83637i bk1: 31a 83540i bk2: 1a 83765i bk3: 3a 83689i bk4: 3a 83679i bk5: 2a 83727i bk6: 0a 83790i bk7: 4a 83624i bk8: 1a 83771i bk9: 2a 83734i bk10: 1a 83774i bk11: 2a 83735i bk12: 2a 83724i bk13: 0a 83791i bk14: 2a 83734i bk15: 1a 83774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619048
Row_Buffer_Locality_read = 0.619048
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182846
Bank_Level_Parallism_Col = 1.092517
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.072109 

BW Util details:
bwutil = 0.004010 
total_CMD = 83793 
util_bw = 336 
Wasted_Col = 566 
Wasted_Row = 290 
Idle = 82601 

BW Util Bottlenecks: 
RCDc_limit = 611 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83659 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 84 
Row_Bus_Util =  0.000597 
CoL_Bus_Util = 0.001002 
Either_Row_CoL_Bus_Util = 0.001599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00324609
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83636 n_act=41 n_pre=26 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004344
n_activity=2192 dram_eff=0.1661
bk0: 30a 83593i bk1: 28a 83408i bk2: 1a 83759i bk3: 0a 83788i bk4: 2a 83770i bk5: 3a 83692i bk6: 5a 83616i bk7: 3a 83683i bk8: 2a 83725i bk9: 3a 83669i bk10: 1a 83773i bk11: 2a 83734i bk12: 3a 83691i bk13: 3a 83691i bk14: 2a 83720i bk15: 3a 83732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549451
Row_Buffer_Locality_read = 0.549451
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427852
Bank_Level_Parallism_Col = 1.166065
Bank_Level_Parallism_Ready = 1.054348
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117930 

BW Util details:
bwutil = 0.004344 
total_CMD = 83793 
util_bw = 364 
Wasted_Col = 649 
Wasted_Row = 306 
Idle = 82474 

BW Util Bottlenecks: 
RCDc_limit = 749 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83636 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 26 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 67 
issued_total_col = 91 
Row_Bus_Util =  0.000800 
CoL_Bus_Util = 0.001086 
Either_Row_CoL_Bus_Util = 0.001874 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.006369 
queue_avg = 0.004690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00469013
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83677 n_act=28 n_pre=15 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003533
n_activity=1566 dram_eff=0.189
bk0: 25a 83626i bk1: 27a 83555i bk2: 2a 83714i bk3: 2a 83730i bk4: 2a 83698i bk5: 1a 83765i bk6: 2a 83730i bk7: 2a 83731i bk8: 0a 83793i bk9: 2a 83734i bk10: 0a 83791i bk11: 3a 83695i bk12: 1a 83771i bk13: 0a 83792i bk14: 3a 83729i bk15: 2a 83772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621622
Row_Buffer_Locality_read = 0.621622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421456
Bank_Level_Parallism_Col = 1.163511
Bank_Level_Parallism_Ready = 1.013333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.146299 

BW Util details:
bwutil = 0.003533 
total_CMD = 83793 
util_bw = 296 
Wasted_Col = 431 
Wasted_Row = 172 
Idle = 82894 

BW Util Bottlenecks: 
RCDc_limit = 506 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83677 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 15 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 74 
Row_Bus_Util =  0.000513 
CoL_Bus_Util = 0.000883 
Either_Row_CoL_Bus_Util = 0.001384 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.008621 
queue_avg = 0.002972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00297161
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83652 n_act=37 n_pre=22 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003914
n_activity=2030 dram_eff=0.1616
bk0: 24a 83680i bk1: 29a 83465i bk2: 2a 83763i bk3: 0a 83791i bk4: 1a 83771i bk5: 2a 83734i bk6: 1a 83774i bk7: 1a 83777i bk8: 4a 83656i bk9: 5a 83577i bk10: 3a 83681i bk11: 2a 83730i bk12: 2a 83730i bk13: 3a 83681i bk14: 2a 83729i bk15: 1a 83769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548781
Row_Buffer_Locality_read = 0.548781
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293852
Bank_Level_Parallism_Col = 1.129987
Bank_Level_Parallism_Ready = 1.060976
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097812 

BW Util details:
bwutil = 0.003914 
total_CMD = 83793 
util_bw = 328 
Wasted_Col = 610 
Wasted_Row = 291 
Idle = 82564 

BW Util Bottlenecks: 
RCDc_limit = 684 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83652 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 82 
Row_Bus_Util =  0.000704 
CoL_Bus_Util = 0.000979 
Either_Row_CoL_Bus_Util = 0.001683 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00412922
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83679 n_act=28 n_pre=16 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003342
n_activity=1571 dram_eff=0.1782
bk0: 27a 83490i bk1: 22a 83627i bk2: 1a 83764i bk3: 0a 83788i bk4: 2a 83769i bk5: 0a 83794i bk6: 2a 83734i bk7: 4a 83677i bk8: 2a 83735i bk9: 2a 83733i bk10: 1a 83770i bk11: 3a 83693i bk12: 0a 83793i bk13: 3a 83691i bk14: 0a 83792i bk15: 1a 83775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.409608
Bank_Level_Parallism_Col = 1.171769
Bank_Level_Parallism_Ready = 1.054795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153061 

BW Util details:
bwutil = 0.003342 
total_CMD = 83793 
util_bw = 280 
Wasted_Col = 442 
Wasted_Row = 169 
Idle = 82902 

BW Util Bottlenecks: 
RCDc_limit = 513 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83679 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 16 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 70 
Row_Bus_Util =  0.000525 
CoL_Bus_Util = 0.000835 
Either_Row_CoL_Bus_Util = 0.001360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645639
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83645 n_act=40 n_pre=25 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003962
n_activity=2139 dram_eff=0.1552
bk0: 23a 83578i bk1: 27a 83558i bk2: 3a 83674i bk3: 1a 83769i bk4: 2a 83724i bk5: 1a 83769i bk6: 5a 83584i bk7: 1a 83751i bk8: 3a 83733i bk9: 3a 83692i bk10: 3a 83689i bk11: 3a 83685i bk12: 3a 83726i bk13: 1a 83769i bk14: 4a 83621i bk15: 0a 83791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518072
Row_Buffer_Locality_read = 0.518072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.338284
Bank_Level_Parallism_Col = 1.168329
Bank_Level_Parallism_Ready = 1.036145
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130923 

BW Util details:
bwutil = 0.003962 
total_CMD = 83793 
util_bw = 332 
Wasted_Col = 621 
Wasted_Row = 370 
Idle = 82470 

BW Util Bottlenecks: 
RCDc_limit = 719 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83645 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 25 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 65 
issued_total_col = 83 
Row_Bus_Util =  0.000776 
CoL_Bus_Util = 0.000991 
Either_Row_CoL_Bus_Util = 0.001766 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00578807
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83682 n_act=25 n_pre=13 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003533
n_activity=1716 dram_eff=0.1725
bk0: 29a 83635i bk1: 26a 83623i bk2: 1a 83762i bk3: 0a 83787i bk4: 0a 83792i bk5: 0a 83794i bk6: 1a 83776i bk7: 1a 83776i bk8: 4a 83692i bk9: 0a 83793i bk10: 4a 83622i bk11: 1a 83770i bk12: 2a 83704i bk13: 3a 83690i bk14: 1a 83771i bk15: 1a 83773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662162
Row_Buffer_Locality_read = 0.662162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081588
Bank_Level_Parallism_Col = 1.043261
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043261 

BW Util details:
bwutil = 0.003533 
total_CMD = 83793 
util_bw = 296 
Wasted_Col = 463 
Wasted_Row = 271 
Idle = 82763 

BW Util Bottlenecks: 
RCDc_limit = 483 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83682 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 13 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 74 
Row_Bus_Util =  0.000453 
CoL_Bus_Util = 0.000883 
Either_Row_CoL_Bus_Util = 0.001325 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.009009 
queue_avg = 0.003580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00358025
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83660 n_act=32 n_pre=18 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003962
n_activity=1965 dram_eff=0.169
bk0: 28a 83642i bk1: 29a 83617i bk2: 3a 83691i bk3: 4a 83641i bk4: 1a 83766i bk5: 2a 83719i bk6: 0a 83790i bk7: 2a 83703i bk8: 3a 83652i bk9: 2a 83725i bk10: 2a 83706i bk11: 2a 83720i bk12: 1a 83768i bk13: 0a 83793i bk14: 3a 83732i bk15: 1a 83779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614458
Row_Buffer_Locality_read = 0.614458
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299299
Bank_Level_Parallism_Col = 1.160294
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.141176 

BW Util details:
bwutil = 0.003962 
total_CMD = 83793 
util_bw = 332 
Wasted_Col = 507 
Wasted_Row = 290 
Idle = 82664 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83660 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 83 
Row_Bus_Util =  0.000597 
CoL_Bus_Util = 0.000991 
Either_Row_CoL_Bus_Util = 0.001587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00473787
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83685 n_act=27 n_pre=13 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003246
n_activity=1589 dram_eff=0.1712
bk0: 22a 83689i bk1: 22a 83655i bk2: 2a 83724i bk3: 2a 83728i bk4: 0a 83786i bk5: 1a 83770i bk6: 1a 83770i bk7: 1a 83775i bk8: 4a 83656i bk9: 1a 83774i bk10: 3a 83723i bk11: 2a 83735i bk12: 1a 83775i bk13: 4a 83609i bk14: 0a 83791i bk15: 2a 83733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602941
Row_Buffer_Locality_read = 0.602941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.274847
Bank_Level_Parallism_Col = 1.150877
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145614 

BW Util details:
bwutil = 0.003246 
total_CMD = 83793 
util_bw = 272 
Wasted_Col = 431 
Wasted_Row = 220 
Idle = 82870 

BW Util Bottlenecks: 
RCDc_limit = 494 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83685 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 13 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 68 
Row_Bus_Util =  0.000477 
CoL_Bus_Util = 0.000812 
Either_Row_CoL_Bus_Util = 0.001289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00404568
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83677 n_act=30 n_pre=15 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003389
n_activity=1719 dram_eff=0.1652
bk0: 21a 83690i bk1: 22a 83658i bk2: 2a 83730i bk3: 1a 83770i bk4: 1a 83763i bk5: 2a 83732i bk6: 2a 83730i bk7: 1a 83771i bk8: 0a 83795i bk9: 1a 83777i bk10: 1a 83775i bk11: 2a 83735i bk12: 9a 83525i bk13: 1a 83758i bk14: 2a 83728i bk15: 3a 83729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.577465
Row_Buffer_Locality_read = 0.577465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312808
Bank_Level_Parallism_Col = 1.166392
Bank_Level_Parallism_Ready = 1.028169
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149918 

BW Util details:
bwutil = 0.003389 
total_CMD = 83793 
util_bw = 284 
Wasted_Col = 459 
Wasted_Row = 183 
Idle = 82867 

BW Util Bottlenecks: 
RCDc_limit = 542 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83677 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 71 
Row_Bus_Util =  0.000537 
CoL_Bus_Util = 0.000847 
Either_Row_CoL_Bus_Util = 0.001384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00284033
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83671 n_act=32 n_pre=17 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003533
n_activity=1794 dram_eff=0.165
bk0: 22a 83654i bk1: 24a 83670i bk2: 2a 83698i bk3: 0a 83788i bk4: 2a 83734i bk5: 1a 83774i bk6: 1a 83778i bk7: 3a 83696i bk8: 4a 83639i bk9: 4a 83650i bk10: 2a 83768i bk11: 3a 83692i bk12: 2a 83726i bk13: 2a 83728i bk14: 1a 83769i bk15: 1a 83769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567568
Row_Buffer_Locality_read = 0.567568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.240703
Bank_Level_Parallism_Col = 1.138686
Bank_Level_Parallism_Ready = 1.106667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110949 

BW Util details:
bwutil = 0.003533 
total_CMD = 83793 
util_bw = 296 
Wasted_Col = 528 
Wasted_Row = 251 
Idle = 82718 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83671 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 74 
Row_Bus_Util =  0.000585 
CoL_Bus_Util = 0.000883 
Either_Row_CoL_Bus_Util = 0.001456 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.008197 
queue_avg = 0.002685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00268519
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83793 n_nop=83670 n_act=31 n_pre=16 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003723
n_activity=1888 dram_eff=0.1653
bk0: 24a 83672i bk1: 25a 83683i bk2: 2a 83723i bk3: 2a 83721i bk4: 3a 83726i bk5: 1a 83773i bk6: 3a 83730i bk7: 2a 83736i bk8: 2a 83716i bk9: 4a 83651i bk10: 1a 83769i bk11: 2a 83768i bk12: 3a 83689i bk13: 2a 83726i bk14: 0a 83790i bk15: 2a 83733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602564
Row_Buffer_Locality_read = 0.602564
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217811
Bank_Level_Parallism_Col = 1.074020
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074020 

BW Util details:
bwutil = 0.003723 
total_CMD = 83793 
util_bw = 312 
Wasted_Col = 542 
Wasted_Row = 206 
Idle = 82733 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83793 
n_nop = 83670 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 78 
Row_Bus_Util =  0.000561 
CoL_Bus_Util = 0.000931 
Either_Row_CoL_Bus_Util = 0.001468 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.016260 
queue_avg = 0.002637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00263745

========= L2 cache stats =========
L2_cache_bank[0]: Access = 436, Miss = 43, Miss_rate = 0.099, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 441, Miss = 50, Miss_rate = 0.113, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 422, Miss = 48, Miss_rate = 0.114, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 428, Miss = 51, Miss_rate = 0.119, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 434, Miss = 55, Miss_rate = 0.127, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 449, Miss = 53, Miss_rate = 0.118, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 51, Miss_rate = 0.114, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 453, Miss = 58, Miss_rate = 0.128, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 45, Miss_rate = 0.105, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 436, Miss = 51, Miss_rate = 0.117, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 438, Miss = 52, Miss_rate = 0.119, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 415, Miss = 52, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 404, Miss = 42, Miss_rate = 0.104, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 411, Miss = 45, Miss_rate = 0.109, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 410, Miss = 45, Miss_rate = 0.110, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 415, Miss = 51, Miss_rate = 0.123, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 413, Miss = 37, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 379, Miss = 36, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 391, Miss = 47, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 417, Miss = 37, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 425, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 393, Miss = 33, Miss_rate = 0.084, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 424, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 425, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 375, Miss = 33, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 382, Miss = 36, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 381, Miss = 39, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 394, Miss = 34, Miss_rate = 0.086, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 379, Miss = 37, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 400, Miss = 38, Miss_rate = 0.095, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 403, Miss = 39, Miss_rate = 0.097, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 405, Miss = 41, Miss_rate = 0.101, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 13254
L2_total_cache_misses = 1408
L2_total_cache_miss_rate = 0.1062
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1229
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1361
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1008
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13254
icnt_total_pkts_simt_to_mem=12606
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12606
Req_Network_cycles = 45608
Req_Network_injected_packets_per_cycle =       0.2764 
Req_Network_conflicts_per_cycle =       0.0014
Req_Network_conflicts_per_cycle_util =       0.0091
Req_Bank_Level_Parallism =       1.7433
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0020
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0086

Reply_Network_injected_packets_num = 13254
Reply_Network_cycles = 45608
Reply_Network_injected_packets_per_cycle =        0.2906
Reply_Network_conflicts_per_cycle =        0.5255
Reply_Network_conflicts_per_cycle_util =       3.0241
Reply_Bank_Level_Parallism =       1.6724
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0235
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0085
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 33170 (inst/sec)
gpgpu_simulation_rate = 3257 (cycle/sec)
gpgpu_silicon_slowdown = 584894x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-4.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 4
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 4 
gpu_sim_cycle = 13777
gpu_sim_insn = 154794
gpu_ipc =      11.2357
gpu_tot_sim_cycle = 59385
gpu_tot_stall_cycle = 30743
tot_cycles_exec_all_SM = 313744
cycles_passed = 59385
gpu_tot_sim_insn = 619176
gpu_tot_ipc =      10.4265
gpu_tot_issued_cta = 8
gpu_occupancy = 49.7750% 
gpu_tot_occupancy = 49.6877% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2854
partiton_level_parallism_total  =       0.2785
partiton_level_parallism_util =       1.4531
partiton_level_parallism_util_total  =       1.6643
L2_BW  =      18.3539 GB/Sec
L2_BW_total  =      17.8635 GB/Sec
gpu_total_sim_rate=32588

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10728
	L1I_total_cache_misses = 3042
	L1I_total_cache_miss_rate = 0.2836
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 21021
	L1D_total_cache_misses = 18085
	L1D_total_cache_miss_rate = 0.8603
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 19815
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.186
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3233
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3042
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2754
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1677
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13482

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17967
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1848
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 619176
gpgpu_n_tot_w_icount = 21456
gpgpu_n_stall_shd_mem = 10651
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14573
gpgpu_n_mem_write_global = 1677
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 82980
gpgpu_n_store_insn = 5678
gpgpu_n_shmem_insn = 65664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8352
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2299
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31407	W0_Idle:211501	W0_Scoreboard:50044	W1:708	W2:6	W3:18	W4:48	W5:36	W6:78	W7:60	W8:126	W9:114	W10:78	W11:42	W12:60	W13:24	W14:48	W15:18	W16:0	W17:18	W18:48	W19:24	W20:60	W21:42	W22:78	W23:114	W24:126	W25:60	W26:78	W27:36	W28:48	W29:18	W30:6	W31:28	W32:18544
single_issue_nums: WS0:5904	WS1:5184	WS2:5184	WS3:5184	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 116584 {8:14573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67080 {40:1677,}
traffic_breakdown_coretomem[INST_ACC_R] = 2304 {8:288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 582920 {40:14573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13416 {8:1677,}
traffic_breakdown_memtocore[INST_ACC_R] = 46080 {40:1152,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 231 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1094 	19 	23 	132 	49 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12743 	3507 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	287 	1 	0 	1962 	8632 	5635 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9923 	3925 	1896 	395 	92 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         0         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         0         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         0         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         0         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         1         1         1         1         1         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         1         0         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         0         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         0         0         0         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         1         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323         0     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323         0     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313         0 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335         0     16321     12321     16317     16318     16329     12720         0     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  9.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.875000  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  2.000000 
dram[7]:  8.333333  4.142857  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  5.750000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000      -nan 
dram[10]:  9.666667  6.500000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1324/571 = 2.318739
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        29         1         2         3         5         0         1         1         2         2         0         1         2         2         2 
dram[1]:        26        25         4         3         2         3         2         1         0         0         3         5         1         2         5         3 
dram[2]:        31        30         0         1         5         0         1         2         3         4         4         6         3         1         3         1 
dram[3]:        31        30         1         2         0         0         4         3         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         0         2         1 
dram[5]:        30        28         2         0         2         3         5         3         2         3         1         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         2         1         3         1         0         3         2 
dram[7]:        25        29         2         0         1         2         1         1         5         5         3         2         2         4         2         1 
dram[8]:        27        23         3         1         2         0         2         4         2         2         1         3         0         3         0         1 
dram[9]:        23        27         3         2         3         1         5         2         3         3         3         3         3         1         4         0 
dram[10]:        29        26         1         1         0         0         1         1         5         0         4         1         2         3         1         1 
dram[11]:        28        29         4         4         1         4         0         3         3         2         2         2         1         0         3         1 
dram[12]:        22        22         2         2         0         1         1         1         4         1         3         2         1         4         1         2 
dram[13]:        21        22         2         1         1         2         2         1         0         1         2         2         9         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         3         2         2         4         1         2         3         2         0         2 
total dram reads = 1324
min_bank_accesses = 0!
chip skew: 98/69 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1946      1811     58076     29565      1562      1172    none         313       316       416       509    none         318       317       512       428
dram[1]:       2091      2141     14778     19819      2148      1815       324       504    none      none         445       400       314       321       446       457
dram[2]:       1753      1762    none       57149      1120    none         696       521       388       518       664       458       454       702       331       524
dram[3]:       1763      1775     57513     29408    none      none         424       451       512       331       322       518       415       399       513       314
dram[4]:       1867      1769     29545     19276       452       324    none         428       319       414       312       515       428    none         610       318
dram[5]:       1828      2005     29526    none         503       324       333       326       612       402       315       610       447       320       324       419
dram[6]:       2148      2007     19161     28910       431       332       320       413    none         423       322       452       499    none         386       321
dram[7]:       2107      1915     29414    none         324       320       316       508       403       451       449       322       513       422       413       314
dram[8]:       1964      2298     20447     58339       323    none         416       426       415       321       333       452    none         389    none         712
dram[9]:       2298      1959     19600     30746       397       318       446       426       324       391       453       452       325       314       568    none  
dram[10]:       1802      2010     58863     57242    none      none         325       312       359    none         476       315       434       323       504       326
dram[11]:       1840      1779     14574     14921       507       373    none         467       404       510       617       417       503    none         450       313
dram[12]:       2366      2378     29385     28462    none         499       507       503       478       316       320       323       314       479       318       419
dram[13]:       2443      2355     29556     61858       512       416       318       327    none         313       327       321       411       516       321       512
dram[14]:       2306      2056     28393     57994       418       314       321       325       407       326       570       574       421       414       317       510
dram[15]:       2091      2000     29089     28843       325       314       385       420       517       424       503       314       449       609    none         415
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       324       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       227       318       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       314       319       249       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342         0       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       315       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       318       271       324       324       316       318       342       365       327       325       323       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       325       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357         0
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       315       340       327       314       326
dram[11]:        439       433       331       338       316       335         0       345       367       325       330       325       316         0       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       316       332       325       314       364       318       325
dram[13]:        386       388       323       317       323       325       323       327         0       313       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108977 n_act=31 n_pre=17 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002933
n_activity=1971 dram_eff=0.1624
bk0: 27a 108948i bk1: 29a 108881i bk2: 1a 109080i bk3: 2a 109045i bk4: 3a 108992i bk5: 5a 108908i bk6: 0a 109094i bk7: 1a 109081i bk8: 1a 109082i bk9: 2a 109037i bk10: 2a 109043i bk11: 0a 109103i bk12: 1a 109087i bk13: 2a 109086i bk14: 2a 109047i bk15: 2a 109038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612500
Row_Buffer_Locality_read = 0.612500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.241851
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002933 
total_CMD = 109105 
util_bw = 320 
Wasted_Col = 511 
Wasted_Row = 249 
Idle = 108025 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108977 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 17 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 80 
Row_Bus_Util =  0.000440 
CoL_Bus_Util = 0.000733 
Either_Row_CoL_Bus_Util = 0.001173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158563
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108954 n_act=40 n_pre=26 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003116
n_activity=2314 dram_eff=0.1469
bk0: 26a 108921i bk1: 25a 108926i bk2: 4a 108928i bk3: 3a 108988i bk4: 2a 109038i bk5: 3a 108942i bk6: 2a 109039i bk7: 1a 109083i bk8: 0a 109106i bk9: 0a 109109i bk10: 3a 109045i bk11: 5a 108922i bk12: 1a 109082i bk13: 2a 109045i bk14: 5a 108876i bk15: 3a 108994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.261032
Bank_Level_Parallism_Col = 1.136471
Bank_Level_Parallism_Ready = 1.129412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103529 

BW Util details:
bwutil = 0.003116 
total_CMD = 109105 
util_bw = 340 
Wasted_Col = 674 
Wasted_Row = 439 
Idle = 107652 

BW Util Bottlenecks: 
RCDc_limit = 747 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108954 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 85 
Row_Bus_Util =  0.000605 
CoL_Bus_Util = 0.000779 
Either_Row_CoL_Bus_Util = 0.001384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00285963
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108938 n_act=44 n_pre=30 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003483
n_activity=2252 dram_eff=0.1687
bk0: 31a 108694i bk1: 30a 108888i bk2: 0a 109095i bk3: 1a 109081i bk4: 5a 108923i bk5: 0a 109095i bk6: 1a 109083i bk7: 2a 109028i bk8: 3a 108998i bk9: 4a 109002i bk10: 4a 108974i bk11: 6a 108857i bk12: 3a 109004i bk13: 1a 109079i bk14: 3a 108992i bk15: 1a 109078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536842
Row_Buffer_Locality_read = 0.536842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.417108
Bank_Level_Parallism_Col = 1.183559
Bank_Level_Parallism_Ready = 1.072917
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159910 

BW Util details:
bwutil = 0.003483 
total_CMD = 109105 
util_bw = 380 
Wasted_Col = 680 
Wasted_Row = 377 
Idle = 107668 

BW Util Bottlenecks: 
RCDc_limit = 788 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108938 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 30 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 95 
Row_Bus_Util =  0.000678 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.001531 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.011976 
queue_avg = 0.003877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.003877
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108939 n_act=41 n_pre=27 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003593
n_activity=2233 dram_eff=0.1755
bk0: 31a 108864i bk1: 30a 108905i bk2: 1a 109079i bk3: 2a 109081i bk4: 0a 109105i bk5: 0a 109108i bk6: 4a 108967i bk7: 3a 108997i bk8: 1a 109074i bk9: 5a 108977i bk10: 2a 109039i bk11: 4a 108938i bk12: 3a 108944i bk13: 9a 108776i bk14: 2a 109028i bk15: 1a 109080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.581633
Row_Buffer_Locality_read = 0.581633
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.411392
Bank_Level_Parallism_Col = 1.165105
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110070 

BW Util details:
bwutil = 0.003593 
total_CMD = 109105 
util_bw = 392 
Wasted_Col = 641 
Wasted_Row = 359 
Idle = 107713 

BW Util Bottlenecks: 
RCDc_limit = 737 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108939 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 27 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 98 
Row_Bus_Util =  0.000623 
CoL_Bus_Util = 0.000898 
Either_Row_CoL_Bus_Util = 0.001521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00471106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108961 n_act=35 n_pre=21 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003226
n_activity=2225 dram_eff=0.1582
bk0: 29a 108950i bk1: 31a 108853i bk2: 2a 109037i bk3: 3a 109000i bk4: 3a 108991i bk5: 2a 109039i bk6: 0a 109103i bk7: 6a 108893i bk8: 2a 109041i bk9: 2a 109043i bk10: 1a 109085i bk11: 2a 109046i bk12: 2a 109036i bk13: 0a 109103i bk14: 2a 109047i bk15: 1a 109087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602273
Row_Buffer_Locality_read = 0.602273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163300
Bank_Level_Parallism_Col = 1.085106
Bank_Level_Parallism_Ready = 1.068182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066333 

BW Util details:
bwutil = 0.003226 
total_CMD = 109105 
util_bw = 352 
Wasted_Col = 626 
Wasted_Row = 350 
Idle = 107777 

BW Util Bottlenecks: 
RCDc_limit = 671 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108961 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 21 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 88 
Row_Bus_Util =  0.000513 
CoL_Bus_Util = 0.000807 
Either_Row_CoL_Bus_Util = 0.001320 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00285047
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108942 n_act=43 n_pre=28 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00341
n_activity=2356 dram_eff=0.1579
bk0: 30a 108904i bk1: 28a 108720i bk2: 2a 109030i bk3: 0a 109098i bk4: 2a 109081i bk5: 3a 109004i bk6: 5a 108928i bk7: 3a 108995i bk8: 2a 109037i bk9: 3a 108981i bk10: 1a 109085i bk11: 2a 109046i bk12: 3a 109004i bk13: 3a 109004i bk14: 2a 109033i bk15: 4a 109004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537634
Row_Buffer_Locality_read = 0.537634
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400314
Bank_Level_Parallism_Col = 1.158439
Bank_Level_Parallism_Ready = 1.053192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112514 

BW Util details:
bwutil = 0.003410 
total_CMD = 109105 
util_bw = 372 
Wasted_Col = 689 
Wasted_Row = 346 
Idle = 107698 

BW Util Bottlenecks: 
RCDc_limit = 789 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108942 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 28 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 71 
issued_total_col = 93 
Row_Bus_Util =  0.000651 
CoL_Bus_Util = 0.000852 
Either_Row_CoL_Bus_Util = 0.001494 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.006135 
queue_avg = 0.003602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00360203
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108981 n_act=31 n_pre=17 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002823
n_activity=1776 dram_eff=0.1734
bk0: 25a 108939i bk1: 27a 108868i bk2: 3a 108986i bk3: 2a 109041i bk4: 2a 109010i bk5: 2a 109036i bk6: 2a 109040i bk7: 2a 109042i bk8: 0a 109105i bk9: 2a 109046i bk10: 1a 109083i bk11: 3a 109006i bk12: 1a 109083i bk13: 0a 109104i bk14: 3a 109041i bk15: 2a 109085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597403
Row_Buffer_Locality_read = 0.597403
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.372460
Bank_Level_Parallism_Col = 1.148206
Bank_Level_Parallism_Ready = 1.012820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132605 

BW Util details:
bwutil = 0.002823 
total_CMD = 109105 
util_bw = 308 
Wasted_Col = 491 
Wasted_Row = 212 
Idle = 108094 

BW Util Bottlenecks: 
RCDc_limit = 566 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108981 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 17 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 77 
Row_Bus_Util =  0.000440 
CoL_Bus_Util = 0.000706 
Either_Row_CoL_Bus_Util = 0.001137 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.008065 
queue_avg = 0.002282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00228221
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108955 n_act=40 n_pre=25 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003116
n_activity=2271 dram_eff=0.1497
bk0: 25a 108951i bk1: 29a 108775i bk2: 2a 109074i bk3: 0a 109103i bk4: 1a 109083i bk5: 2a 109046i bk6: 1a 109086i bk7: 1a 109089i bk8: 5a 108928i bk9: 5a 108888i bk10: 3a 108994i bk11: 2a 109043i bk12: 2a 109043i bk13: 4a 108953i bk14: 2a 109040i bk15: 1a 109081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264443
Bank_Level_Parallism_Col = 1.120669
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090801 

BW Util details:
bwutil = 0.003116 
total_CMD = 109105 
util_bw = 340 
Wasted_Col = 670 
Wasted_Row = 351 
Idle = 107744 

BW Util Bottlenecks: 
RCDc_limit = 744 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108955 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 25 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 65 
issued_total_col = 85 
Row_Bus_Util =  0.000596 
CoL_Bus_Util = 0.000779 
Either_Row_CoL_Bus_Util = 0.001375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00317126
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108980 n_act=32 n_pre=19 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002713
n_activity=1810 dram_eff=0.1635
bk0: 27a 108804i bk1: 23a 108894i bk2: 3a 108994i bk3: 1a 109078i bk4: 2a 109079i bk5: 0a 109105i bk6: 2a 109045i bk7: 4a 108988i bk8: 2a 109046i bk9: 2a 109044i bk10: 1a 109083i bk11: 3a 109006i bk12: 0a 109106i bk13: 3a 109004i bk14: 0a 109105i bk15: 1a 109088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567568
Row_Buffer_Locality_read = 0.567568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375408
Bank_Level_Parallism_Col = 1.168693
Bank_Level_Parallism_Ready = 1.051948
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151976 

BW Util details:
bwutil = 0.002713 
total_CMD = 109105 
util_bw = 296 
Wasted_Col = 508 
Wasted_Row = 224 
Idle = 108077 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108980 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 19 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 74 
Row_Bus_Util =  0.000467 
CoL_Bus_Util = 0.000678 
Either_Row_CoL_Bus_Util = 0.001146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00495853
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108948 n_act=43 n_pre=28 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003153
n_activity=2313 dram_eff=0.1487
bk0: 23a 108890i bk1: 27a 108870i bk2: 3a 108987i bk3: 2a 109035i bk4: 3a 108996i bk5: 1a 109079i bk6: 5a 108897i bk7: 2a 109023i bk8: 3a 109044i bk9: 3a 109003i bk10: 3a 109000i bk11: 3a 108997i bk12: 3a 109038i bk13: 1a 109081i bk14: 4a 108933i bk15: 0a 109103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.342791
Bank_Level_Parallism_Col = 1.170188
Bank_Level_Parallism_Ready = 1.034884
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.134977 

BW Util details:
bwutil = 0.003153 
total_CMD = 109105 
util_bw = 344 
Wasted_Col = 667 
Wasted_Row = 410 
Idle = 107684 

BW Util Bottlenecks: 
RCDc_limit = 775 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108948 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 28 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 71 
issued_total_col = 86 
Row_Bus_Util =  0.000651 
CoL_Bus_Util = 0.000788 
Either_Row_CoL_Bus_Util = 0.001439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00444526
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108989 n_act=27 n_pre=14 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002786
n_activity=1860 dram_eff=0.1634
bk0: 29a 108948i bk1: 26a 108936i bk2: 1a 109075i bk3: 1a 109079i bk4: 0a 109103i bk5: 0a 109106i bk6: 1a 109088i bk7: 1a 109088i bk8: 5a 108963i bk9: 0a 109104i bk10: 4a 108933i bk11: 1a 109081i bk12: 2a 109015i bk13: 3a 109002i bk14: 1a 109083i bk15: 1a 109086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644737
Row_Buffer_Locality_read = 0.644737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076367
Bank_Level_Parallism_Col = 1.040562
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040562 

BW Util details:
bwutil = 0.002786 
total_CMD = 109105 
util_bw = 304 
Wasted_Col = 503 
Wasted_Row = 291 
Idle = 108007 

BW Util Bottlenecks: 
RCDc_limit = 523 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108989 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 76 
Row_Bus_Util =  0.000376 
CoL_Bus_Util = 0.000697 
Either_Row_CoL_Bus_Util = 0.001063 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.008621 
queue_avg = 0.002750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00274964
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108960 n_act=36 n_pre=22 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00319
n_activity=2210 dram_eff=0.1575
bk0: 28a 108955i bk1: 29a 108930i bk2: 4a 108963i bk3: 4a 108954i bk4: 1a 109081i bk5: 4a 108951i bk6: 0a 109100i bk7: 3a 108974i bk8: 3a 108961i bk9: 2a 109035i bk10: 2a 109017i bk11: 2a 109031i bk12: 1a 109079i bk13: 0a 109105i bk14: 3a 109044i bk15: 1a 109092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586207
Row_Buffer_Locality_read = 0.586207
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.288106
Bank_Level_Parallism_Col = 1.154050
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136786 

BW Util details:
bwutil = 0.003190 
total_CMD = 109105 
util_bw = 348 
Wasted_Col = 576 
Wasted_Row = 350 
Idle = 107831 

BW Util Bottlenecks: 
RCDc_limit = 657 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108960 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 22 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 87 
Row_Bus_Util =  0.000532 
CoL_Bus_Util = 0.000797 
Either_Row_CoL_Bus_Util = 0.001329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0036387
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108995 n_act=28 n_pre=13 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00253
n_activity=1651 dram_eff=0.1672
bk0: 22a 109000i bk1: 22a 108966i bk2: 2a 109035i bk3: 2a 109039i bk4: 0a 109097i bk5: 1a 109081i bk6: 1a 109082i bk7: 1a 109087i bk8: 4a 108969i bk9: 1a 109087i bk10: 3a 109036i bk11: 2a 109048i bk12: 1a 109088i bk13: 4a 108922i bk14: 1a 109083i bk15: 2a 109044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594203
Row_Buffer_Locality_read = 0.594203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267943
Bank_Level_Parallism_Col = 1.145763
Bank_Level_Parallism_Ready = 1.057143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140678 

BW Util details:
bwutil = 0.002530 
total_CMD = 109105 
util_bw = 276 
Wasted_Col = 451 
Wasted_Row = 220 
Idle = 108158 

BW Util Bottlenecks: 
RCDc_limit = 514 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108995 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 13 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 69 
Row_Bus_Util =  0.000376 
CoL_Bus_Util = 0.000632 
Either_Row_CoL_Bus_Util = 0.001008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0031071
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108986 n_act=31 n_pre=16 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00264
n_activity=1801 dram_eff=0.1599
bk0: 21a 109002i bk1: 22a 108970i bk2: 2a 109042i bk3: 1a 109082i bk4: 1a 109075i bk5: 2a 109044i bk6: 2a 109042i bk7: 1a 109083i bk8: 0a 109108i bk9: 1a 109090i bk10: 2a 109047i bk11: 2a 109046i bk12: 9a 108836i bk13: 1a 109069i bk14: 2a 109040i bk15: 3a 109041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569444
Row_Buffer_Locality_read = 0.569444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297773
Bank_Level_Parallism_Col = 1.161085
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145136 

BW Util details:
bwutil = 0.002640 
total_CMD = 109105 
util_bw = 288 
Wasted_Col = 479 
Wasted_Row = 203 
Idle = 108135 

BW Util Bottlenecks: 
RCDc_limit = 562 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108986 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 72 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.000660 
Either_Row_CoL_Bus_Util = 0.001091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00218138
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108965 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00297
n_activity=2156 dram_eff=0.1503
bk0: 22a 108965i bk1: 24a 108982i bk2: 2a 109010i bk3: 1a 109079i bk4: 2a 109045i bk5: 1a 109088i bk6: 3a 109047i bk7: 4a 108967i bk8: 5a 108901i bk9: 4a 108959i bk10: 3a 109038i bk11: 3a 109004i bk12: 2a 109039i bk13: 2a 109041i bk14: 1a 109082i bk15: 2a 109041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.002970 
total_CMD = 109105 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 107820 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108965 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000550 
CoL_Bus_Util = 0.000742 
Either_Row_CoL_Bus_Util = 0.001283 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.007143 
queue_avg = 0.002401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00240136
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=109105 n_nop=108982 n_act=31 n_pre=16 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00286
n_activity=1888 dram_eff=0.1653
bk0: 24a 108984i bk1: 25a 108995i bk2: 2a 109035i bk3: 2a 109033i bk4: 3a 109038i bk5: 1a 109085i bk6: 3a 109042i bk7: 2a 109048i bk8: 2a 109028i bk9: 4a 108963i bk10: 1a 109081i bk11: 2a 109080i bk12: 3a 109001i bk13: 2a 109038i bk14: 0a 109102i bk15: 2a 109045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602564
Row_Buffer_Locality_read = 0.602564
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217811
Bank_Level_Parallism_Col = 1.074020
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074020 

BW Util details:
bwutil = 0.002860 
total_CMD = 109105 
util_bw = 312 
Wasted_Col = 542 
Wasted_Row = 206 
Idle = 108045 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 109105 
n_nop = 108982 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 78 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.000715 
Either_Row_CoL_Bus_Util = 0.001127 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.016260 
queue_avg = 0.002026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00202557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 577, Miss = 48, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 580, Miss = 53, Miss_rate = 0.091, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 556, Miss = 54, Miss_rate = 0.097, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 558, Miss = 53, Miss_rate = 0.095, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 566, Miss = 58, Miss_rate = 0.102, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 590, Miss = 56, Miss_rate = 0.095, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 586, Miss = 54, Miss_rate = 0.092, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 598, Miss = 63, Miss_rate = 0.105, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 563, Miss = 49, Miss_rate = 0.087, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 575, Miss = 55, Miss_rate = 0.096, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 573, Miss = 55, Miss_rate = 0.096, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 548, Miss = 55, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 531, Miss = 46, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 535, Miss = 48, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 538, Miss = 49, Miss_rate = 0.091, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 545, Miss = 54, Miss_rate = 0.099, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 538, Miss = 39, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 499, Miss = 38, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 512, Miss = 48, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 542, Miss = 39, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 559, Miss = 44, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 515, Miss = 34, Miss_rate = 0.066, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 560, Miss = 44, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 562, Miss = 46, Miss_rate = 0.082, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 490, Miss = 34, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 499, Miss = 36, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 497, Miss = 40, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 527, Miss = 34, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 502, Miss = 41, Miss_rate = 0.082, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 526, Miss = 41, Miss_rate = 0.078, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 527, Miss = 39, Miss_rate = 0.074, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 528, Miss = 41, Miss_rate = 0.078, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 17402
L2_total_cache_misses = 1488
L2_total_cache_miss_rate = 0.0855
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 864
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1677
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17402
icnt_total_pkts_simt_to_mem=16538
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16538
Req_Network_cycles = 59385
Req_Network_injected_packets_per_cycle =       0.2785 
Req_Network_conflicts_per_cycle =       0.0013
Req_Network_conflicts_per_cycle_util =       0.0076
Req_Bank_Level_Parallism =       1.6643
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0016
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0087

Reply_Network_injected_packets_num = 17402
Reply_Network_cycles = 59385
Reply_Network_injected_packets_per_cycle =        0.2930
Reply_Network_conflicts_per_cycle =        0.5106
Reply_Network_conflicts_per_cycle_util =       2.7981
Reply_Bank_Level_Parallism =       1.6058
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0223
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0086
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 32588 (inst/sec)
gpgpu_simulation_rate = 3125 (cycle/sec)
gpgpu_silicon_slowdown = 609600x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-5.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 5
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-5.traceg
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 13631
gpu_sim_insn = 154794
gpu_ipc =      11.3560
gpu_tot_sim_cycle = 73016
gpu_tot_stall_cycle = 38264
tot_cycles_exec_all_SM = 382592
cycles_passed = 73016
gpu_tot_sim_insn = 773970
gpu_tot_ipc =      10.6000
gpu_tot_issued_cta = 10
gpu_occupancy = 49.7734% 
gpu_tot_occupancy = 49.7031% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2831
partiton_level_parallism_total  =       0.2793
partiton_level_parallism_util =       1.6428
partiton_level_parallism_util_total  =       1.6602
L2_BW  =      18.2240 GB/Sec
L2_BW_total  =      17.9308 GB/Sec
gpu_total_sim_rate=33650

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13410
	L1I_total_cache_misses = 3798
	L1I_total_cache_miss_rate = 0.2832
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 26101
	L1D_total_cache_misses = 22358
	L1D_total_cache_miss_rate = 0.8566
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 24479
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.189
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3975
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9612
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3798
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3438
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1983
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16848

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2173
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 773970
gpgpu_n_tot_w_icount = 26820
gpgpu_n_stall_shd_mem = 13128
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18054
gpgpu_n_mem_write_global = 1983
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 104210
gpgpu_n_store_insn = 6855
gpgpu_n_shmem_insn = 82080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10277
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2851
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39094	W0_Idle:255785	W0_Scoreboard:61723	W1:888	W2:18	W3:60	W4:84	W5:66	W6:102	W7:78	W8:144	W9:120	W10:78	W11:42	W12:60	W13:24	W14:48	W15:18	W16:0	W17:18	W18:48	W19:24	W20:60	W21:42	W22:78	W23:120	W24:144	W25:78	W26:102	W27:66	W28:84	W29:60	W30:18	W31:38	W32:23180
single_issue_nums: WS0:7380	WS1:6480	WS2:6480	WS3:6480	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 144432 {8:18054,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79320 {40:1983,}
traffic_breakdown_coretomem[INST_ACC_R] = 2880 {8:360,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 722160 {40:18054,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15864 {8:1983,}
traffic_breakdown_memtocore[INST_ACC_R] = 57600 {40:1440,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 230 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15887 	4150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	359 	1 	0 	2394 	10681 	6941 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12307 	4897 	2316 	406 	92 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2274      2190     72300     36858      1919      1417    none         313       316       416       509    none         318       317       466       428
dram[1]:       2517      2475     14787     24732      2574      2223       324       504    none      none         508       438       314       321       488       457
dram[2]:       2043      2110    none       71288      1334    none         605       520       388       566       664       458       517       889       331       524
dram[3]:       2101      2131     36135     36805    none      none         471       466       512       331       322       612       478       399       607       314
dram[4]:       2241      2118     36854     23998       452       324    none         491       319       414       312       515       428       320       610       318
dram[5]:       2207      2423     36781    none         503       324       371       374       801       402       322       610       511       383       324       419
dram[6]:       2593      2426     23835     36174       525       332       320       507    none         391       322       514       499    none         371       321
dram[7]:       2545      2295     18505     71660       324       320       316       699       403       415       449       325       450       439       509       501
dram[8]:       2372      2764     25241     72844       323    none         416       426       385       322       328       452    none         452    none         712
dram[9]:       2664      2360     14777     39364       460       318       522       393       355       391       453       515       325       503       615       313
dram[10]:       2165      2334     73525     71293    none      none         325       499       397    none         571       319       434       386       504       326
dram[11]:       2212      2136     14555     18529       698       420       316       467       404       418       617       417       690       313       450       313
dram[12]:       2854      2570     36809     35489    none         499       507       503       448       319       320       323       314       526       318       419
dram[13]:       2964      2741     18642     75902       512       386       318       326    none         321       327       321       422       516       415       512
dram[14]:       2790      2496     35417     72520       418       314       321       372       407       326       570       574       421       414       507       604
dram[15]:       2537      2432     36397     35999       325       314       370       420       517       470       503       501       512       609    none         510
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       227       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       249       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=134012 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002475
n_activity=2167 dram_eff=0.1532
bk0: 28a 133952i bk1: 29a 133923i bk2: 1a 134123i bk3: 2a 134088i bk4: 3a 134035i bk5: 5a 133951i bk6: 0a 134138i bk7: 1a 134125i bk8: 1a 134126i bk9: 2a 134081i bk10: 2a 134087i bk11: 0a 134147i bk12: 1a 134133i bk13: 2a 134132i bk14: 4a 134012i bk15: 2a 134081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002475 
total_CMD = 134149 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 132949 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 134012 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000403 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.001021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128961
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=133989 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002624
n_activity=2560 dram_eff=0.1375
bk0: 26a 133965i bk1: 26a 133929i bk2: 5a 133930i bk3: 3a 134030i bk4: 2a 134081i bk5: 3a 133985i bk6: 2a 134082i bk7: 1a 134126i bk8: 0a 134150i bk9: 0a 134153i bk10: 3a 134090i bk11: 5a 133967i bk12: 1a 134128i bk13: 2a 134091i bk14: 6a 133881i bk15: 3a 134038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.002624 
total_CMD = 134149 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 132564 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 133989 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000537 
CoL_Bus_Util = 0.000656 
Either_Row_CoL_Bus_Util = 0.001193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00232577
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=133973 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002922
n_activity=2497 dram_eff=0.157
bk0: 32a 133698i bk1: 30a 133931i bk2: 0a 134139i bk3: 1a 134125i bk4: 5a 133967i bk5: 0a 134139i bk6: 2a 134086i bk7: 3a 134030i bk8: 3a 134040i bk9: 4a 134046i bk10: 4a 134018i bk11: 6a 133901i bk12: 3a 134049i bk13: 1a 134124i bk14: 3a 134037i bk15: 1a 134123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.002922 
total_CMD = 134149 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 132580 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 133973 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000596 
CoL_Bus_Util = 0.000731 
Either_Row_CoL_Bus_Util = 0.001312 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.011364 
queue_avg = 0.003153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00315321
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=133977 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002982
n_activity=2340 dram_eff=0.1709
bk0: 31a 133909i bk1: 30a 133951i bk2: 2a 134084i bk3: 2a 134125i bk4: 0a 134149i bk5: 0a 134152i bk6: 4a 134011i bk7: 4a 134001i bk8: 1a 134116i bk9: 5a 134020i bk10: 2a 134082i bk11: 4a 133981i bk12: 3a 133987i bk13: 9a 133820i bk14: 2a 134072i bk15: 1a 134125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.002982 
total_CMD = 134149 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 132688 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 133977 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000537 
CoL_Bus_Util = 0.000745 
Either_Row_CoL_Bus_Util = 0.001282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00383156
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=134000 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002684
n_activity=2369 dram_eff=0.152
bk0: 29a 133993i bk1: 31a 133896i bk2: 2a 134081i bk3: 3a 134044i bk4: 3a 134035i bk5: 2a 134083i bk6: 0a 134147i bk7: 6a 133937i bk8: 2a 134085i bk9: 2a 134087i bk10: 1a 134130i bk11: 2a 134091i bk12: 2a 134081i bk13: 2a 134087i bk14: 2a 134089i bk15: 1a 134130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.002684 
total_CMD = 134149 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 132753 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 134000 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000440 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.001111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00231832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=133979 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002862
n_activity=2520 dram_eff=0.1524
bk0: 30a 133948i bk1: 28a 133765i bk2: 2a 134075i bk3: 0a 134143i bk4: 2a 134126i bk5: 3a 134049i bk6: 5a 133973i bk7: 4a 133999i bk8: 2a 134080i bk9: 3a 134025i bk10: 3a 134085i bk11: 2a 134088i bk12: 3a 134046i bk13: 3a 134047i bk14: 2a 134076i bk15: 4a 134048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.002862 
total_CMD = 134149 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 132650 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 133979 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000559 
CoL_Bus_Util = 0.000716 
Either_Row_CoL_Bus_Util = 0.001267 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.005882 
queue_avg = 0.003220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0032203
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=134019 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002356
n_activity=1940 dram_eff=0.1629
bk0: 25a 133982i bk1: 27a 133911i bk2: 3a 134029i bk3: 2a 134084i bk4: 2a 134055i bk5: 2a 134081i bk6: 2a 134085i bk7: 2a 134087i bk8: 0a 134150i bk9: 3a 134050i bk10: 1a 134127i bk11: 3a 134050i bk12: 1a 134127i bk13: 0a 134148i bk14: 4a 134044i bk15: 2a 134127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.002356 
total_CMD = 134149 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 133050 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 134019 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000388 
CoL_Bus_Util = 0.000589 
Either_Row_CoL_Bus_Util = 0.000969 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.007692 
queue_avg = 0.001856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185614
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=133978 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002773
n_activity=2753 dram_eff=0.1351
bk0: 25a 133996i bk1: 29a 133821i bk2: 4a 134039i bk3: 1a 134123i bk4: 1a 134125i bk5: 2a 134090i bk6: 1a 134130i bk7: 1a 134134i bk8: 5a 133973i bk9: 7a 133890i bk10: 3a 134039i bk11: 3a 134038i bk12: 3a 134045i bk13: 5a 133955i bk14: 2a 134082i bk15: 1a 134125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.002773 
total_CMD = 134149 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 132530 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 133978 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000581 
CoL_Bus_Util = 0.000693 
Either_Row_CoL_Bus_Util = 0.001275 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00286994
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=134015 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002296
n_activity=2013 dram_eff=0.153
bk0: 27a 133847i bk1: 23a 133937i bk2: 3a 134038i bk3: 1a 134122i bk4: 2a 134124i bk5: 0a 134150i bk6: 2a 134090i bk7: 4a 134034i bk8: 3a 134052i bk9: 3a 134048i bk10: 2a 134085i bk11: 3a 134048i bk12: 0a 134149i bk13: 3a 134047i bk14: 0a 134148i bk15: 1a 134131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.002296 
total_CMD = 134149 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 132989 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 134015 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000425 
CoL_Bus_Util = 0.000574 
Either_Row_CoL_Bus_Util = 0.000999 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00403283
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=133971 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002803
n_activity=2735 dram_eff=0.1375
bk0: 24a 133893i bk1: 27a 133912i bk2: 5a 133949i bk3: 2a 134075i bk4: 3a 134039i bk5: 1a 134122i bk6: 5a 133941i bk7: 3a 134027i bk8: 6a 134003i bk9: 3a 134046i bk10: 3a 134044i bk11: 3a 134042i bk12: 3a 134084i bk13: 1a 134127i bk14: 4a 133979i bk15: 1a 134128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.002803 
total_CMD = 134149 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 132462 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 133971 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000626 
CoL_Bus_Util = 0.000701 
Either_Row_CoL_Bus_Util = 0.001327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00391356
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=134024 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002356
n_activity=2106 dram_eff=0.15
bk0: 29a 133992i bk1: 27a 133940i bk2: 1a 134118i bk3: 1a 134123i bk4: 0a 134147i bk5: 0a 134151i bk6: 2a 134092i bk7: 1a 134131i bk8: 5a 134006i bk9: 0a 134147i bk10: 4a 133978i bk11: 2a 134085i bk12: 2a 134058i bk13: 3a 134046i bk14: 1a 134127i bk15: 1a 134130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.002356 
total_CMD = 134149 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 132919 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 134024 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000350 
CoL_Bus_Util = 0.000589 
Either_Row_CoL_Bus_Util = 0.000932 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.008000 
queue_avg = 0.002236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00223632
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=133991 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002743
n_activity=2520 dram_eff=0.146
bk0: 28a 134000i bk1: 29a 133975i bk2: 5a 133967i bk3: 4a 133997i bk4: 1a 134125i bk5: 4a 133996i bk6: 1a 134124i bk7: 3a 134018i bk8: 3a 134006i bk9: 4a 133998i bk10: 2a 134058i bk11: 2a 134074i bk12: 1a 134123i bk13: 1a 134128i bk14: 3a 134086i bk15: 1a 134136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.002743 
total_CMD = 134149 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 132717 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 133991 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000492 
CoL_Bus_Util = 0.000686 
Either_Row_CoL_Bus_Util = 0.001178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0029594
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=134021 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002236
n_activity=2053 dram_eff=0.1461
bk0: 22a 134045i bk1: 25a 133889i bk2: 2a 134075i bk3: 2a 134081i bk4: 0a 134140i bk5: 1a 134126i bk6: 1a 134127i bk7: 1a 134132i bk8: 5a 133973i bk9: 2a 134091i bk10: 3a 134080i bk11: 3a 134052i bk12: 1a 134131i bk13: 4a 133966i bk14: 1a 134127i bk15: 2a 134088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.002236 
total_CMD = 134149 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 132954 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 134021 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000395 
CoL_Bus_Util = 0.000559 
Either_Row_CoL_Bus_Util = 0.000954 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00252704
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=134008 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002385
n_activity=2226 dram_eff=0.1438
bk0: 21a 134049i bk1: 23a 133976i bk2: 4a 134005i bk3: 1a 134122i bk4: 1a 134118i bk5: 3a 134046i bk6: 2a 134083i bk7: 2a 134085i bk8: 0a 134151i bk9: 3a 134091i bk10: 2a 134090i bk11: 2a 134089i bk12: 10a 133839i bk13: 1a 134113i bk14: 2a 134086i bk15: 3a 134087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.002385 
total_CMD = 134149 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 132906 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 134008 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000455 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00206487
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=134009 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002415
n_activity=2156 dram_eff=0.1503
bk0: 22a 134009i bk1: 24a 134026i bk2: 2a 134054i bk3: 1a 134123i bk4: 2a 134089i bk5: 1a 134132i bk6: 3a 134091i bk7: 4a 134011i bk8: 5a 133945i bk9: 4a 134003i bk10: 3a 134082i bk11: 3a 134048i bk12: 2a 134083i bk13: 2a 134085i bk14: 1a 134126i bk15: 2a 134085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.002415 
total_CMD = 134149 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 132864 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 134009 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000447 
CoL_Bus_Util = 0.000604 
Either_Row_CoL_Bus_Util = 0.001044 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.007143 
queue_avg = 0.001953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00195305
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=134149 n_nop=134023 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002356
n_activity=1970 dram_eff=0.1604
bk0: 24a 134029i bk1: 25a 134040i bk2: 2a 134080i bk3: 2a 134078i bk4: 3a 134083i bk5: 1a 134130i bk6: 4a 134046i bk7: 2a 134091i bk8: 2a 134071i bk9: 4a 134006i bk10: 1a 134124i bk11: 2a 134123i bk12: 3a 134044i bk13: 2a 134081i bk14: 0a 134145i bk15: 2a 134090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.002356 
total_CMD = 134149 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 133045 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134149 
n_nop = 134023 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000365 
CoL_Bus_Util = 0.000589 
Either_Row_CoL_Bus_Util = 0.000939 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.015873 
queue_avg = 0.001647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164742

========= L2 cache stats =========
L2_cache_bank[0]: Access = 714, Miss = 53, Miss_rate = 0.074, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 715, Miss = 55, Miss_rate = 0.077, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 687, Miss = 58, Miss_rate = 0.084, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 686, Miss = 56, Miss_rate = 0.082, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 695, Miss = 62, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 725, Miss = 59, Miss_rate = 0.081, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 722, Miss = 57, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 66, Miss_rate = 0.090, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 693, Miss = 51, Miss_rate = 0.074, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 710, Miss = 59, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 710, Miss = 59, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 676, Miss = 58, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 655, Miss = 49, Miss_rate = 0.075, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 661, Miss = 51, Miss_rate = 0.077, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 664, Miss = 54, Miss_rate = 0.081, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 675, Miss = 61, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 41, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 613, Miss = 39, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 635, Miss = 54, Miss_rate = 0.085, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 683, Miss = 41, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 691, Miss = 45, Miss_rate = 0.065, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 639, Miss = 36, Miss_rate = 0.056, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 692, Miss = 46, Miss_rate = 0.066, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 694, Miss = 49, Miss_rate = 0.071, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 604, Miss = 35, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 618, Miss = 41, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 615, Miss = 43, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 644, Miss = 39, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 615, Miss = 41, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 648, Miss = 41, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 650, Miss = 40, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 652, Miss = 41, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 21477
L2_total_cache_misses = 1580
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1152
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1983
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1584
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=21477
icnt_total_pkts_simt_to_mem=20397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20397
Req_Network_cycles = 73016
Req_Network_injected_packets_per_cycle =       0.2793 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0070
Req_Bank_Level_Parallism =       1.6602
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0013
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0087

Reply_Network_injected_packets_num = 21477
Reply_Network_cycles = 73016
Reply_Network_injected_packets_per_cycle =        0.2941
Reply_Network_conflicts_per_cycle =        0.4988
Reply_Network_conflicts_per_cycle_util =       2.7214
Reply_Bank_Level_Parallism =       1.6048
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0211
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0087
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 33650 (inst/sec)
gpgpu_simulation_rate = 3174 (cycle/sec)
gpgpu_silicon_slowdown = 600189x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-6.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 6
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-6.traceg
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 6 
gpu_sim_cycle = 13591
gpu_sim_insn = 154794
gpu_ipc =      11.3894
gpu_tot_sim_cycle = 86607
gpu_tot_stall_cycle = 45739
tot_cycles_exec_all_SM = 451192
cycles_passed = 86607
gpu_tot_sim_insn = 928764
gpu_tot_ipc =      10.7239
gpu_tot_issued_cta = 12
gpu_occupancy = 49.7684% 
gpu_tot_occupancy = 49.7130% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2924
partiton_level_parallism_total  =       0.2814
partiton_level_parallism_util =       1.7491
partiton_level_parallism_util_total  =       1.6741
L2_BW  =      18.7935 GB/Sec
L2_BW_total  =      18.0662 GB/Sec
gpu_total_sim_rate=34398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16092
	L1I_total_cache_misses = 4559
	L1I_total_cache_miss_rate = 0.2833
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 2524, Miss = 2190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[11]: Access = 2529, Miss = 2215, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31154
	L1D_total_cache_misses = 26763
	L1D_total_cache_miss_rate = 0.8591
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 29201
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.192
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5022
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4734
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11533
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4559
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4127
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 33584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20219

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26704
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2497
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 928764
gpgpu_n_tot_w_icount = 32184
gpgpu_n_stall_shd_mem = 15636
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21635
gpgpu_n_mem_write_global = 2304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 125038
gpgpu_n_store_insn = 8233
gpgpu_n_shmem_insn = 98496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12263
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3373
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46735	W0_Idle:300288	W0_Scoreboard:72981	W1:1062	W2:18	W3:60	W4:84	W5:66	W6:108	W7:78	W8:180	W9:144	W10:96	W11:60	W12:96	W13:36	W14:72	W15:36	W16:0	W17:36	W18:72	W19:36	W20:96	W21:60	W22:96	W23:144	W24:180	W25:78	W26:108	W27:66	W28:84	W29:60	W30:18	W31:42	W32:27816
single_issue_nums: WS0:8856	WS1:7776	WS2:7776	WS3:7776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 173080 {8:21635,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 92160 {40:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 3456 {8:432,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 865400 {40:21635,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18432 {8:2304,}
traffic_breakdown_memtocore[INST_ACC_R] = 69120 {40:1728,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 228 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19191 	4748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	431 	1 	0 	2873 	12797 	8248 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14446 	6055 	2873 	448 	98 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2673      2585     86870     44185      2211      1739    none         313       316       416       697    none         510       507       512       625
dram[1]:       2954      2895     17710     29657      3093      2642       324       693    none      none         634       553       314       424       648       585
dram[2]:       2381      2469    none       85482      1623    none         699       582       456       661       805       554       580      1078       395       524
dram[3]:       2450      2484     43341     44224    none      none         614       560       512       331       322       659       673       443       707       314
dram[4]:       2633      2484     44193     28796       514       324    none         622       413       414       312       615       527       320       704       318
dram[5]:       2594      2874     44219    none         503       387       371       422       996       473       322       799       636       445       324       466
dram[6]:       3046      2850     28681     43323       525       332       413       507    none         457       322       577       499    none         418       516
dram[7]:       2990      2690     22144     85995       324       320       506       889       482       498       511       388       517       439       606       501
dram[8]:       2799      3235     30967     87028       323    none         520       568       512       385       328       581    none         516    none         905
dram[9]:       3129      2755     17748     46635       460       318       637       393       355       522       584       579       451       503       710       313
dram[10]:       2537      2732     88084     85333    none      none         325       499       435    none         716       414       623       512       504       326
dram[11]:       2594      2512     17471     22280       698       467       316       467       532       466       805       417       877       313       577       501
dram[12]:       3355      3020     44133     42665    none         499       704       704       602       414       383       323       314       670       318       419
dram[13]:       3482      3222     22334     90128       512       448       318       326    none         321       426       419       520       516       516       575
dram[14]:       3293      2954     42441     87050       418       503       321       420       483       420       695       699       610       509       507       699
dram[15]:       2992      2876     43727     43372       396       503       465       420       613       613       691       689       637       800    none         614
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       229       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       249       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158982 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002086
n_activity=2167 dram_eff=0.1532
bk0: 28a 158922i bk1: 29a 158893i bk2: 1a 159093i bk3: 2a 159058i bk4: 3a 159005i bk5: 5a 158921i bk6: 0a 159108i bk7: 1a 159095i bk8: 1a 159096i bk9: 2a 159051i bk10: 2a 159057i bk11: 0a 159117i bk12: 1a 159103i bk13: 2a 159102i bk14: 4a 158982i bk15: 2a 159051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002086 
total_CMD = 159119 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 157919 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158982 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000339 
CoL_Bus_Util = 0.000522 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108724
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158959 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002212
n_activity=2560 dram_eff=0.1375
bk0: 26a 158935i bk1: 26a 158899i bk2: 5a 158900i bk3: 3a 159000i bk4: 2a 159051i bk5: 3a 158955i bk6: 2a 159052i bk7: 1a 159096i bk8: 0a 159120i bk9: 0a 159123i bk10: 3a 159060i bk11: 5a 158937i bk12: 1a 159098i bk13: 2a 159061i bk14: 6a 158851i bk15: 3a 159008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.002212 
total_CMD = 159119 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 157534 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158959 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000452 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.001006 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158943 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002464
n_activity=2497 dram_eff=0.157
bk0: 32a 158668i bk1: 30a 158901i bk2: 0a 159109i bk3: 1a 159095i bk4: 5a 158937i bk5: 0a 159109i bk6: 2a 159056i bk7: 3a 159000i bk8: 3a 159010i bk9: 4a 159016i bk10: 4a 158988i bk11: 6a 158871i bk12: 3a 159019i bk13: 1a 159094i bk14: 3a 159007i bk15: 1a 159093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.002464 
total_CMD = 159119 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 157550 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158943 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000503 
CoL_Bus_Util = 0.000616 
Either_Row_CoL_Bus_Util = 0.001106 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.011364 
queue_avg = 0.002658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00265839
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158947 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002514
n_activity=2340 dram_eff=0.1709
bk0: 31a 158879i bk1: 30a 158921i bk2: 2a 159054i bk3: 2a 159095i bk4: 0a 159119i bk5: 0a 159122i bk6: 4a 158981i bk7: 4a 158971i bk8: 1a 159086i bk9: 5a 158990i bk10: 2a 159052i bk11: 4a 158951i bk12: 3a 158957i bk13: 9a 158790i bk14: 2a 159042i bk15: 1a 159095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.002514 
total_CMD = 159119 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 157658 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158947 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000452 
CoL_Bus_Util = 0.000628 
Either_Row_CoL_Bus_Util = 0.001081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00323029
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158970 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002262
n_activity=2369 dram_eff=0.152
bk0: 29a 158963i bk1: 31a 158866i bk2: 2a 159051i bk3: 3a 159014i bk4: 3a 159005i bk5: 2a 159053i bk6: 0a 159117i bk7: 6a 158907i bk8: 2a 159055i bk9: 2a 159057i bk10: 1a 159100i bk11: 2a 159061i bk12: 2a 159051i bk13: 2a 159057i bk14: 2a 159059i bk15: 1a 159100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.002262 
total_CMD = 159119 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 157723 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158970 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000371 
CoL_Bus_Util = 0.000566 
Either_Row_CoL_Bus_Util = 0.000936 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00195451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158949 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002413
n_activity=2520 dram_eff=0.1524
bk0: 30a 158918i bk1: 28a 158735i bk2: 2a 159045i bk3: 0a 159113i bk4: 2a 159096i bk5: 3a 159019i bk6: 5a 158943i bk7: 4a 158969i bk8: 2a 159050i bk9: 3a 158995i bk10: 3a 159055i bk11: 2a 159058i bk12: 3a 159016i bk13: 3a 159017i bk14: 2a 159046i bk15: 4a 159018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.002413 
total_CMD = 159119 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 157620 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158949 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000471 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.001068 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.005882 
queue_avg = 0.002715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00271495
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158989 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001986
n_activity=1940 dram_eff=0.1629
bk0: 25a 158952i bk1: 27a 158881i bk2: 3a 158999i bk3: 2a 159054i bk4: 2a 159025i bk5: 2a 159051i bk6: 2a 159055i bk7: 2a 159057i bk8: 0a 159120i bk9: 3a 159020i bk10: 1a 159097i bk11: 3a 159020i bk12: 1a 159097i bk13: 0a 159118i bk14: 4a 159014i bk15: 2a 159097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.001986 
total_CMD = 159119 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 158020 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158989 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000817 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007692 
queue_avg = 0.001565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156487
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158948 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002338
n_activity=2753 dram_eff=0.1351
bk0: 25a 158966i bk1: 29a 158791i bk2: 4a 159009i bk3: 1a 159093i bk4: 1a 159095i bk5: 2a 159060i bk6: 1a 159100i bk7: 1a 159104i bk8: 5a 158943i bk9: 7a 158860i bk10: 3a 159009i bk11: 3a 159008i bk12: 3a 159015i bk13: 5a 158925i bk14: 2a 159052i bk15: 1a 159095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.002338 
total_CMD = 159119 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 157500 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158948 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000490 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.001075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00241957
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158985 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001936
n_activity=2013 dram_eff=0.153
bk0: 27a 158817i bk1: 23a 158907i bk2: 3a 159008i bk3: 1a 159092i bk4: 2a 159094i bk5: 0a 159120i bk6: 2a 159060i bk7: 4a 159004i bk8: 3a 159022i bk9: 3a 159018i bk10: 2a 159055i bk11: 3a 159018i bk12: 0a 159119i bk13: 3a 159017i bk14: 0a 159118i bk15: 1a 159101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.001936 
total_CMD = 159119 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 157959 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158985 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.000484 
Either_Row_CoL_Bus_Util = 0.000842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00339997
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158941 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=2735 dram_eff=0.1375
bk0: 24a 158863i bk1: 27a 158882i bk2: 5a 158919i bk3: 2a 159045i bk4: 3a 159009i bk5: 1a 159092i bk6: 5a 158911i bk7: 3a 158997i bk8: 6a 158973i bk9: 3a 159016i bk10: 3a 159014i bk11: 3a 159012i bk12: 3a 159054i bk13: 1a 159097i bk14: 4a 158949i bk15: 1a 159098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.002363 
total_CMD = 159119 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 157432 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158941 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000528 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.001119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00329942
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158994 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001986
n_activity=2106 dram_eff=0.15
bk0: 29a 158962i bk1: 27a 158910i bk2: 1a 159088i bk3: 1a 159093i bk4: 0a 159117i bk5: 0a 159121i bk6: 2a 159062i bk7: 1a 159101i bk8: 5a 158976i bk9: 0a 159117i bk10: 4a 158948i bk11: 2a 159055i bk12: 2a 159028i bk13: 3a 159016i bk14: 1a 159097i bk15: 1a 159100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.001986 
total_CMD = 159119 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 157889 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158994 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000786 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.008000 
queue_avg = 0.001885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188538
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158961 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002313
n_activity=2520 dram_eff=0.146
bk0: 28a 158970i bk1: 29a 158945i bk2: 5a 158937i bk3: 4a 158967i bk4: 1a 159095i bk5: 4a 158966i bk6: 1a 159094i bk7: 3a 158988i bk8: 3a 158976i bk9: 4a 158968i bk10: 2a 159028i bk11: 2a 159044i bk12: 1a 159093i bk13: 1a 159098i bk14: 3a 159056i bk15: 1a 159106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.002313 
total_CMD = 159119 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 157687 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158961 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.000578 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00249499
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158991 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001885
n_activity=2053 dram_eff=0.1461
bk0: 22a 159015i bk1: 25a 158859i bk2: 2a 159045i bk3: 2a 159051i bk4: 0a 159110i bk5: 1a 159096i bk6: 1a 159097i bk7: 1a 159102i bk8: 5a 158943i bk9: 2a 159061i bk10: 3a 159050i bk11: 3a 159022i bk12: 1a 159101i bk13: 4a 158936i bk14: 1a 159097i bk15: 2a 159058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.001885 
total_CMD = 159119 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 157924 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158991 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000333 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00213048
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158978 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002011
n_activity=2226 dram_eff=0.1438
bk0: 21a 159019i bk1: 23a 158946i bk2: 4a 158975i bk3: 1a 159092i bk4: 1a 159088i bk5: 3a 159016i bk6: 2a 159053i bk7: 2a 159055i bk8: 0a 159121i bk9: 3a 159061i bk10: 2a 159060i bk11: 2a 159059i bk12: 10a 158809i bk13: 1a 159083i bk14: 2a 159056i bk15: 3a 159057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.002011 
total_CMD = 159119 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 157876 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158978 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000383 
CoL_Bus_Util = 0.000503 
Either_Row_CoL_Bus_Util = 0.000886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00174084
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158979 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002036
n_activity=2156 dram_eff=0.1503
bk0: 22a 158979i bk1: 24a 158996i bk2: 2a 159024i bk3: 1a 159093i bk4: 2a 159059i bk5: 1a 159102i bk6: 3a 159061i bk7: 4a 158981i bk8: 5a 158915i bk9: 4a 158973i bk10: 3a 159052i bk11: 3a 159018i bk12: 2a 159053i bk13: 2a 159055i bk14: 1a 159096i bk15: 2a 159055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.002036 
total_CMD = 159119 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 157834 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158979 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000377 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000880 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007143 
queue_avg = 0.001647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164657
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=159119 n_nop=158993 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001986
n_activity=1970 dram_eff=0.1604
bk0: 24a 158999i bk1: 25a 159010i bk2: 2a 159050i bk3: 2a 159048i bk4: 3a 159053i bk5: 1a 159100i bk6: 4a 159016i bk7: 2a 159061i bk8: 2a 159041i bk9: 4a 158976i bk10: 1a 159094i bk11: 2a 159093i bk12: 3a 159014i bk13: 2a 159051i bk14: 0a 159115i bk15: 2a 159060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.001986 
total_CMD = 159119 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 158015 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159119 
n_nop = 158993 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000308 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000792 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.015873 
queue_avg = 0.001389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013889

========= L2 cache stats =========
L2_cache_bank[0]: Access = 853, Miss = 55, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 859, Miss = 57, Miss_rate = 0.066, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 822, Miss = 60, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 821, Miss = 58, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 832, Miss = 64, Miss_rate = 0.077, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 867, Miss = 62, Miss_rate = 0.072, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 864, Miss = 59, Miss_rate = 0.068, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 874, Miss = 68, Miss_rate = 0.078, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 828, Miss = 53, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 848, Miss = 61, Miss_rate = 0.072, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 847, Miss = 61, Miss_rate = 0.072, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 812, Miss = 60, Miss_rate = 0.074, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 781, Miss = 51, Miss_rate = 0.065, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 789, Miss = 53, Miss_rate = 0.067, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 792, Miss = 56, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 804, Miss = 63, Miss_rate = 0.078, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 803, Miss = 41, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 733, Miss = 39, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 760, Miss = 54, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 806, Miss = 41, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 825, Miss = 45, Miss_rate = 0.055, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 763, Miss = 36, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 829, Miss = 46, Miss_rate = 0.055, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 828, Miss = 49, Miss_rate = 0.059, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 722, Miss = 35, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 738, Miss = 41, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 734, Miss = 43, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 761, Miss = 39, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 734, Miss = 41, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 776, Miss = 41, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 778, Miss = 40, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 784, Miss = 41, Miss_rate = 0.052, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 25667
L2_total_cache_misses = 1613
L2_total_cache_miss_rate = 0.0628
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1440
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21635
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1872
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25667
icnt_total_pkts_simt_to_mem=24371
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24371
Req_Network_cycles = 86607
Req_Network_injected_packets_per_cycle =       0.2814 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0072
Req_Bank_Level_Parallism =       1.6741
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0088

Reply_Network_injected_packets_num = 25667
Reply_Network_cycles = 86607
Reply_Network_injected_packets_per_cycle =        0.2964
Reply_Network_conflicts_per_cycle =        0.5134
Reply_Network_conflicts_per_cycle_util =       2.8034
Reply_Bank_Level_Parallism =       1.6182
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0213
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0087
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 34398 (inst/sec)
gpgpu_simulation_rate = 3207 (cycle/sec)
gpgpu_silicon_slowdown = 594013x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-7.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 7
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-7.traceg
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 7 
gpu_sim_cycle = 13740
gpu_sim_insn = 154794
gpu_ipc =      11.2659
gpu_tot_sim_cycle = 100347
gpu_tot_stall_cycle = 53320
tot_cycles_exec_all_SM = 520396
cycles_passed = 100347
gpu_tot_sim_insn = 1083558
gpu_tot_ipc =      10.7981
gpu_tot_issued_cta = 14
gpu_occupancy = 49.7746% 
gpu_tot_occupancy = 49.7212% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2862
partiton_level_parallism_total  =       0.2821
partiton_level_parallism_util =       1.4525
partiton_level_parallism_util_total  =       1.6393
L2_BW  =      18.4034 GB/Sec
L2_BW_total  =      18.1124 GB/Sec
gpu_total_sim_rate=33861

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18774
	L1I_total_cache_misses = 5326
	L1I_total_cache_miss_rate = 0.2837
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 2524, Miss = 2190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[11]: Access = 2529, Miss = 2215, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[12]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[13]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 36215
	L1D_total_cache_misses = 31206
	L1D_total_cache_miss_rate = 0.8617
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 33875
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.194
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5573
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13448
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5326
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4822
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2620
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23596

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31054
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2821
ctas_completed 14, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1083558
gpgpu_n_tot_w_icount = 37548
gpgpu_n_stall_shd_mem = 18130
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25179
gpgpu_n_mem_write_global = 2620
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 146032
gpgpu_n_store_insn = 9528
gpgpu_n_shmem_insn = 114912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14221
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3909
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54482	W0_Idle:345393	W0_Scoreboard:84135	W1:1242	W2:18	W3:60	W4:102	W5:72	W6:132	W7:90	W8:198	W9:180	W10:126	W11:72	W12:108	W13:42	W14:84	W15:36	W16:0	W17:36	W18:84	W19:42	W20:108	W21:72	W22:126	W23:180	W24:198	W25:90	W26:132	W27:72	W28:102	W29:60	W30:18	W31:52	W32:32452
single_issue_nums: WS0:10332	WS1:9072	WS2:9072	WS3:9072	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 201432 {8:25179,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 104800 {40:2620,}
traffic_breakdown_coretomem[INST_ACC_R] = 4032 {8:504,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1007160 {40:25179,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20960 {8:2620,}
traffic_breakdown_memtocore[INST_ACC_R] = 80640 {40:2016,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 227 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22490 	5309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	503 	1 	0 	3337 	14931 	9498 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16897 	6960 	3319 	504 	100 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3079      2970    101273     51484      2635      1996    none         500       316       510       886    none         510       507       609       723
dram[1]:       3396      3308     20618     34518      3617      3115       421       693    none      none         696       591       314       424       712       648
dram[2]:       2723      2828    none       99856      1847    none         794       649       456       757       946       617       646      1273       395       726
dram[3]:       2784      2834     50428     51598    none      none         661       655       699       331       322       800       735       485       800       502
dram[4]:       3021      2848     51636     33554       581       324    none         719       508       508       312       712       527       320       902       318
dram[5]:       2977      3309     51704    none         692       387       371       422      1091       538       322       993       636       445       324       613
dram[6]:       3488      3256     33543     50508       619       434       413       507    none         457       519       640       499    none         466       516
dram[7]:       3437      3091     25852    100270       324       320       506       889       523       552       574       388       580       555       606       501
dram[8]:       3219      3727     35922    101789       323    none         520       664       574       385       328       644    none         579    none        1114
dram[9]:       3582      3165     20633     54097       594       318       750       522       355       522       653       645       451       503       851       313
dram[10]:       2916      3132    102803     99675    none      none         325       499       473    none         861       414       718       512       504       326
dram[11]:       2978      2882     20422     26005       889       609       316       668       596       513       999       511       877       313       704       501
dram[12]:       3841      3457     51395     49706    none         686       893       892       640       414       383       323       314       670       510       520
dram[13]:       3985      3694     25991    106636       512       513       318       326    none         321       525       419       578       516       516       706
dram[14]:       3788      3391     49428    101738       512       503       446       469       602       420       885       824       710       604       507       793
dram[15]:       3428      3293     50958     50515       396       503       512       514       707       613       691       689       703       995    none         614
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       229       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       249       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184226 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001801
n_activity=2167 dram_eff=0.1532
bk0: 28a 184166i bk1: 29a 184137i bk2: 1a 184337i bk3: 2a 184302i bk4: 3a 184249i bk5: 5a 184165i bk6: 0a 184352i bk7: 1a 184339i bk8: 1a 184340i bk9: 2a 184295i bk10: 2a 184301i bk11: 0a 184361i bk12: 1a 184347i bk13: 2a 184346i bk14: 4a 184226i bk15: 2a 184295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001801 
total_CMD = 184363 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 183163 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184226 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000293 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000938366
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184203 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001909
n_activity=2560 dram_eff=0.1375
bk0: 26a 184179i bk1: 26a 184143i bk2: 5a 184144i bk3: 3a 184244i bk4: 2a 184295i bk5: 3a 184199i bk6: 2a 184296i bk7: 1a 184340i bk8: 0a 184364i bk9: 0a 184367i bk10: 3a 184304i bk11: 5a 184181i bk12: 1a 184342i bk13: 2a 184305i bk14: 6a 184095i bk15: 3a 184252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.001909 
total_CMD = 184363 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 182778 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184203 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000391 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000868 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00169231
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184187 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002126
n_activity=2497 dram_eff=0.157
bk0: 32a 183912i bk1: 30a 184145i bk2: 0a 184353i bk3: 1a 184339i bk4: 5a 184181i bk5: 0a 184353i bk6: 2a 184300i bk7: 3a 184244i bk8: 3a 184254i bk9: 4a 184260i bk10: 4a 184232i bk11: 6a 184115i bk12: 3a 184263i bk13: 1a 184338i bk14: 3a 184251i bk15: 1a 184337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.002126 
total_CMD = 184363 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 182794 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184187 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000434 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000955 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.011364 
queue_avg = 0.002294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00229439
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184191 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00217
n_activity=2340 dram_eff=0.1709
bk0: 31a 184123i bk1: 30a 184165i bk2: 2a 184298i bk3: 2a 184339i bk4: 0a 184363i bk5: 0a 184366i bk6: 4a 184225i bk7: 4a 184215i bk8: 1a 184330i bk9: 5a 184234i bk10: 2a 184296i bk11: 4a 184195i bk12: 3a 184201i bk13: 9a 184034i bk14: 2a 184286i bk15: 1a 184339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.002170 
total_CMD = 184363 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 182902 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184191 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000391 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000933 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00278798
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184214 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001953
n_activity=2369 dram_eff=0.152
bk0: 29a 184207i bk1: 31a 184110i bk2: 2a 184295i bk3: 3a 184258i bk4: 3a 184249i bk5: 2a 184297i bk6: 0a 184361i bk7: 6a 184151i bk8: 2a 184299i bk9: 2a 184301i bk10: 1a 184344i bk11: 2a 184305i bk12: 2a 184295i bk13: 2a 184301i bk14: 2a 184303i bk15: 1a 184344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.001953 
total_CMD = 184363 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 182967 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184214 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000808 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00168689
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184193 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002083
n_activity=2520 dram_eff=0.1524
bk0: 30a 184162i bk1: 28a 183979i bk2: 2a 184289i bk3: 0a 184357i bk4: 2a 184340i bk5: 3a 184263i bk6: 5a 184187i bk7: 4a 184213i bk8: 2a 184294i bk9: 3a 184239i bk10: 3a 184299i bk11: 2a 184302i bk12: 3a 184260i bk13: 3a 184261i bk14: 2a 184290i bk15: 4a 184262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.002083 
total_CMD = 184363 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 182864 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184193 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000407 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000922 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.005882 
queue_avg = 0.002343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0023432
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184233 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001714
n_activity=1940 dram_eff=0.1629
bk0: 25a 184196i bk1: 27a 184125i bk2: 3a 184243i bk3: 2a 184298i bk4: 2a 184269i bk5: 2a 184295i bk6: 2a 184299i bk7: 2a 184301i bk8: 0a 184364i bk9: 3a 184264i bk10: 1a 184341i bk11: 3a 184264i bk12: 1a 184341i bk13: 0a 184362i bk14: 4a 184258i bk15: 2a 184341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.001714 
total_CMD = 184363 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 183264 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184233 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000705 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007692 
queue_avg = 0.001351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013506
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184192 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002018
n_activity=2753 dram_eff=0.1351
bk0: 25a 184210i bk1: 29a 184035i bk2: 4a 184253i bk3: 1a 184337i bk4: 1a 184339i bk5: 2a 184304i bk6: 1a 184344i bk7: 1a 184348i bk8: 5a 184187i bk9: 7a 184104i bk10: 3a 184253i bk11: 3a 184252i bk12: 3a 184259i bk13: 5a 184169i bk14: 2a 184296i bk15: 1a 184339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.002018 
total_CMD = 184363 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 182744 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184192 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000423 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000928 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00208827
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184229 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001671
n_activity=2013 dram_eff=0.153
bk0: 27a 184061i bk1: 23a 184151i bk2: 3a 184252i bk3: 1a 184336i bk4: 2a 184338i bk5: 0a 184364i bk6: 2a 184304i bk7: 4a 184248i bk8: 3a 184266i bk9: 3a 184262i bk10: 2a 184299i bk11: 3a 184262i bk12: 0a 184363i bk13: 3a 184261i bk14: 0a 184362i bk15: 1a 184345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.001671 
total_CMD = 184363 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 183203 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184229 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000727 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00293443
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184185 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002039
n_activity=2735 dram_eff=0.1375
bk0: 24a 184107i bk1: 27a 184126i bk2: 5a 184163i bk3: 2a 184289i bk4: 3a 184253i bk5: 1a 184336i bk6: 5a 184155i bk7: 3a 184241i bk8: 6a 184217i bk9: 3a 184260i bk10: 3a 184258i bk11: 3a 184256i bk12: 3a 184298i bk13: 1a 184341i bk14: 4a 184193i bk15: 1a 184342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.002039 
total_CMD = 184363 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 182676 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184185 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000456 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00284764
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184238 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001714
n_activity=2106 dram_eff=0.15
bk0: 29a 184206i bk1: 27a 184154i bk2: 1a 184332i bk3: 1a 184337i bk4: 0a 184361i bk5: 0a 184365i bk6: 2a 184306i bk7: 1a 184345i bk8: 5a 184220i bk9: 0a 184361i bk10: 4a 184192i bk11: 2a 184299i bk12: 2a 184272i bk13: 3a 184260i bk14: 1a 184341i bk15: 1a 184344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.001714 
total_CMD = 184363 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 183133 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184238 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000678 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.008000 
queue_avg = 0.001627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162722
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184205 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001996
n_activity=2520 dram_eff=0.146
bk0: 28a 184214i bk1: 29a 184189i bk2: 5a 184181i bk3: 4a 184211i bk4: 1a 184339i bk5: 4a 184210i bk6: 1a 184338i bk7: 3a 184232i bk8: 3a 184220i bk9: 4a 184212i bk10: 2a 184272i bk11: 2a 184288i bk12: 1a 184337i bk13: 1a 184342i bk14: 3a 184300i bk15: 1a 184350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.001996 
total_CMD = 184363 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 182931 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184205 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.000499 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00215336
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184235 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001627
n_activity=2053 dram_eff=0.1461
bk0: 22a 184259i bk1: 25a 184103i bk2: 2a 184289i bk3: 2a 184295i bk4: 0a 184354i bk5: 1a 184340i bk6: 1a 184341i bk7: 1a 184346i bk8: 5a 184187i bk9: 2a 184305i bk10: 3a 184294i bk11: 3a 184266i bk12: 1a 184345i bk13: 4a 184180i bk14: 1a 184341i bk15: 2a 184302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.001627 
total_CMD = 184363 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 183168 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184235 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000287 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00183876
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184222 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001736
n_activity=2226 dram_eff=0.1438
bk0: 21a 184263i bk1: 23a 184190i bk2: 4a 184219i bk3: 1a 184336i bk4: 1a 184332i bk5: 3a 184260i bk6: 2a 184297i bk7: 2a 184299i bk8: 0a 184365i bk9: 3a 184305i bk10: 2a 184304i bk11: 2a 184303i bk12: 10a 184053i bk13: 1a 184327i bk14: 2a 184300i bk15: 3a 184301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.001736 
total_CMD = 184363 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 183120 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184222 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000331 
CoL_Bus_Util = 0.000434 
Either_Row_CoL_Bus_Util = 0.000765 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00150247
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184223 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001757
n_activity=2156 dram_eff=0.1503
bk0: 22a 184223i bk1: 24a 184240i bk2: 2a 184268i bk3: 1a 184337i bk4: 2a 184303i bk5: 1a 184346i bk6: 3a 184305i bk7: 4a 184225i bk8: 5a 184159i bk9: 4a 184217i bk10: 3a 184296i bk11: 3a 184262i bk12: 2a 184297i bk13: 2a 184299i bk14: 1a 184340i bk15: 2a 184299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.001757 
total_CMD = 184363 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 183078 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184223 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000325 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000759 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007143 
queue_avg = 0.001421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142111
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=184363 n_nop=184237 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001714
n_activity=1970 dram_eff=0.1604
bk0: 24a 184243i bk1: 25a 184254i bk2: 2a 184294i bk3: 2a 184292i bk4: 3a 184297i bk5: 1a 184344i bk6: 4a 184260i bk7: 2a 184305i bk8: 2a 184285i bk9: 4a 184220i bk10: 1a 184338i bk11: 2a 184337i bk12: 3a 184258i bk13: 2a 184295i bk14: 0a 184359i bk15: 2a 184304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.001714 
total_CMD = 184363 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 183259 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184363 
n_nop = 184237 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000683 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.015873 
queue_avg = 0.001199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119872

========= L2 cache stats =========
L2_cache_bank[0]: Access = 994, Miss = 57, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 998, Miss = 59, Miss_rate = 0.059, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 956, Miss = 62, Miss_rate = 0.065, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 951, Miss = 60, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 964, Miss = 66, Miss_rate = 0.068, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1008, Miss = 64, Miss_rate = 0.063, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1002, Miss = 61, Miss_rate = 0.061, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1019, Miss = 70, Miss_rate = 0.069, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 963, Miss = 55, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 63, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 982, Miss = 63, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 945, Miss = 62, Miss_rate = 0.066, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 908, Miss = 53, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 913, Miss = 55, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 920, Miss = 58, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 934, Miss = 65, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 928, Miss = 41, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 853, Miss = 39, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 881, Miss = 54, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 931, Miss = 41, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 959, Miss = 45, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 885, Miss = 36, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 965, Miss = 46, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 965, Miss = 49, Miss_rate = 0.051, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 837, Miss = 35, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 855, Miss = 41, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 850, Miss = 43, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 894, Miss = 39, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 857, Miss = 41, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 902, Miss = 41, Miss_rate = 0.045, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 902, Miss = 40, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 907, Miss = 41, Miss_rate = 0.045, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 29815
L2_total_cache_misses = 1645
L2_total_cache_miss_rate = 0.0552
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1728
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2620
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2160
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=29815
icnt_total_pkts_simt_to_mem=28303
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28303
Req_Network_cycles = 100347
Req_Network_injected_packets_per_cycle =       0.2821 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0067
Req_Bank_Level_Parallism =       1.6393
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0088

Reply_Network_injected_packets_num = 29815
Reply_Network_cycles = 100347
Reply_Network_injected_packets_per_cycle =        0.2971
Reply_Network_conflicts_per_cycle =        0.5064
Reply_Network_conflicts_per_cycle_util =       2.7064
Reply_Bank_Level_Parallism =       1.5879
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0209
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0087
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 33861 (inst/sec)
gpgpu_simulation_rate = 3135 (cycle/sec)
gpgpu_silicon_slowdown = 607655x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-8.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 8
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-8.traceg
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 8 
gpu_sim_cycle = 13627
gpu_sim_insn = 154794
gpu_ipc =      11.3594
gpu_tot_sim_cycle = 113974
gpu_tot_stall_cycle = 60908
tot_cycles_exec_all_SM = 589224
cycles_passed = 113974
gpu_tot_sim_insn = 1238352
gpu_tot_ipc =      10.8652
gpu_tot_issued_cta = 16
gpu_occupancy = 49.7715% 
gpu_tot_occupancy = 49.7271% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2832
partiton_level_parallism_total  =       0.2822
partiton_level_parallism_util =       1.6576
partiton_level_parallism_util_total  =       1.6415
L2_BW  =      18.2294 GB/Sec
L2_BW_total  =      18.1264 GB/Sec
gpu_total_sim_rate=34398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21456
	L1I_total_cache_misses = 6090
	L1I_total_cache_miss_rate = 0.2838
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 2524, Miss = 2190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[11]: Access = 2529, Miss = 2215, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[12]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[13]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[14]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[15]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 41295
	L1D_total_cache_misses = 35479
	L1D_total_cache_miss_rate = 0.8592
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 38523
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.195
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6315
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15366
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6090
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5514
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2926
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 26970

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35378
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3145
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1238352
gpgpu_n_tot_w_icount = 42912
gpgpu_n_stall_shd_mem = 20611
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28660
gpgpu_n_mem_write_global = 2926
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 167262
gpgpu_n_store_insn = 10705
gpgpu_n_shmem_insn = 131328
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16150
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4461
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62236	W0_Idle:390527	W0_Scoreboard:94877	W1:1422	W2:30	W3:102	W4:138	W5:102	W6:156	W7:108	W8:216	W9:186	W10:126	W11:72	W12:108	W13:42	W14:84	W15:36	W16:0	W17:36	W18:84	W19:42	W20:108	W21:72	W22:126	W23:186	W24:216	W25:108	W26:156	W27:102	W28:138	W29:102	W30:30	W31:62	W32:37088
single_issue_nums: WS0:11808	WS1:10368	WS2:10368	WS3:10368	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 229280 {8:28660,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 117040 {40:2926,}
traffic_breakdown_coretomem[INST_ACC_R] = 4608 {8:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1146400 {40:28660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23408 {8:2926,}
traffic_breakdown_memtocore[INST_ACC_R] = 92160 {40:2304,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 227 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25695 	5891 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	575 	1 	0 	3773 	16982 	10798 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	19263 	7945 	3744 	515 	100 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3470      3347    115497     58777      2991      2241    none         500       316       510       886    none         510       507       751       723
dram[1]:       3830      3728     23556     39431      4043      3523       421       693    none      none         759       628       314       424       806       648
dram[2]:       3056      3169    none      113995      2061    none         982       776       456       804       946       617       709      1460       395       726
dram[3]:       3132      3200     57739     58995    none      none         708       749       699       331       322       894       799       485       895       502
dram[4]:       3405      3208     58945     38276       581       324    none         783       508       508       312       712       527       508       902       318
dram[5]:       3357      3731     58959    none         692       387       409       517      1280       538       447       993       699       508       324       613
dram[6]:       3934      3676     38217     57772       712       434       413       600    none         521       519       702       499    none         513       516
dram[7]:       3881      3473     29582    114566       324       320       506      1080       523       606       574       452       642       630       701       688
dram[8]:       3621      4185     40715    116294       323    none         520       664       637       447       421       644    none         642    none        1114
dram[9]:       4033      3568     23595     62715       657       318       826       585       481       522       653       709       451       692       899       500
dram[10]:       3282      3530    117465    113726    none      none         419       686       511    none         956       507       718       575       504       326
dram[11]:       3348      3240     23291     29613      1080       656       506       668       596       608       999       511      1064       500       704       501
dram[12]:       4330      3919     58820     56734    none         686       893       892       677       508       383       386       314       718       510       520
dram[13]:       4501      4167     29786    120680       512       576       318       421    none         447       525       419       616       516       610       706
dram[14]:       4269      3829     56452    116264       512       503       446       516       602       420       885       824       710       604       697       887
dram[15]:       3860      3707     58266     57670       396       503       559       514       707       659       691       876       766       995    none         708
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       229       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       249       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209263 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001585
n_activity=2167 dram_eff=0.1532
bk0: 28a 209203i bk1: 29a 209174i bk2: 1a 209374i bk3: 2a 209339i bk4: 3a 209286i bk5: 5a 209202i bk6: 0a 209389i bk7: 1a 209376i bk8: 1a 209377i bk9: 2a 209332i bk10: 2a 209338i bk11: 0a 209398i bk12: 1a 209384i bk13: 2a 209383i bk14: 4a 209263i bk15: 2a 209332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001585 
total_CMD = 209400 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 208200 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209263 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.000396 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00082617
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209240 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001681
n_activity=2560 dram_eff=0.1375
bk0: 26a 209216i bk1: 26a 209180i bk2: 5a 209181i bk3: 3a 209281i bk4: 2a 209332i bk5: 3a 209236i bk6: 2a 209333i bk7: 1a 209377i bk8: 0a 209401i bk9: 0a 209404i bk10: 3a 209341i bk11: 5a 209218i bk12: 1a 209379i bk13: 2a 209342i bk14: 6a 209132i bk15: 3a 209289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.001681 
total_CMD = 209400 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 207815 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209240 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000344 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000764 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148997
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209224 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001872
n_activity=2497 dram_eff=0.157
bk0: 32a 208949i bk1: 30a 209182i bk2: 0a 209390i bk3: 1a 209376i bk4: 5a 209218i bk5: 0a 209390i bk6: 2a 209337i bk7: 3a 209281i bk8: 3a 209291i bk9: 4a 209297i bk10: 4a 209269i bk11: 6a 209152i bk12: 3a 209300i bk13: 1a 209375i bk14: 3a 209288i bk15: 1a 209374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.001872 
total_CMD = 209400 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 207831 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209224 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000840 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.011364 
queue_avg = 0.002020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00202006
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209228 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00191
n_activity=2340 dram_eff=0.1709
bk0: 31a 209160i bk1: 30a 209202i bk2: 2a 209335i bk3: 2a 209376i bk4: 0a 209400i bk5: 0a 209403i bk6: 4a 209262i bk7: 4a 209252i bk8: 1a 209367i bk9: 5a 209271i bk10: 2a 209333i bk11: 4a 209232i bk12: 3a 209238i bk13: 9a 209071i bk14: 2a 209323i bk15: 1a 209376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.001910 
total_CMD = 209400 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 207939 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209228 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000344 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000821 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00245463
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209251 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001719
n_activity=2369 dram_eff=0.152
bk0: 29a 209244i bk1: 31a 209147i bk2: 2a 209332i bk3: 3a 209295i bk4: 3a 209286i bk5: 2a 209334i bk6: 0a 209398i bk7: 6a 209188i bk8: 2a 209336i bk9: 2a 209338i bk10: 1a 209381i bk11: 2a 209342i bk12: 2a 209332i bk13: 2a 209338i bk14: 2a 209340i bk15: 1a 209381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.001719 
total_CMD = 209400 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 208004 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209251 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0014852
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209230 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001834
n_activity=2520 dram_eff=0.1524
bk0: 30a 209199i bk1: 28a 209016i bk2: 2a 209326i bk3: 0a 209394i bk4: 2a 209377i bk5: 3a 209300i bk6: 5a 209224i bk7: 4a 209250i bk8: 2a 209331i bk9: 3a 209276i bk10: 3a 209336i bk11: 2a 209339i bk12: 3a 209297i bk13: 3a 209298i bk14: 2a 209327i bk15: 4a 209299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.001834 
total_CMD = 209400 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 207901 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209230 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.000458 
Either_Row_CoL_Bus_Util = 0.000812 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.005882 
queue_avg = 0.002063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00206304
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209270 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001509
n_activity=1940 dram_eff=0.1629
bk0: 25a 209233i bk1: 27a 209162i bk2: 3a 209280i bk3: 2a 209335i bk4: 2a 209306i bk5: 2a 209332i bk6: 2a 209336i bk7: 2a 209338i bk8: 0a 209401i bk9: 3a 209301i bk10: 1a 209378i bk11: 3a 209301i bk12: 1a 209378i bk13: 0a 209399i bk14: 4a 209295i bk15: 2a 209378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.001509 
total_CMD = 209400 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 208301 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209270 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000621 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007692 
queue_avg = 0.001189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118911
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209229 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001777
n_activity=2753 dram_eff=0.1351
bk0: 25a 209247i bk1: 29a 209072i bk2: 4a 209290i bk3: 1a 209374i bk4: 1a 209376i bk5: 2a 209341i bk6: 1a 209381i bk7: 1a 209385i bk8: 5a 209224i bk9: 7a 209141i bk10: 3a 209290i bk11: 3a 209289i bk12: 3a 209296i bk13: 5a 209206i bk14: 2a 209333i bk15: 1a 209376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.001777 
total_CMD = 209400 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 207781 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209229 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000372 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000817 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00183859
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209266 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001471
n_activity=2013 dram_eff=0.153
bk0: 27a 209098i bk1: 23a 209188i bk2: 3a 209289i bk3: 1a 209373i bk4: 2a 209375i bk5: 0a 209401i bk6: 2a 209341i bk7: 4a 209285i bk8: 3a 209303i bk9: 3a 209299i bk10: 2a 209336i bk11: 3a 209299i bk12: 0a 209400i bk13: 3a 209298i bk14: 0a 209399i bk15: 1a 209382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.001471 
total_CMD = 209400 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 208240 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209266 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00258357
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209222 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001796
n_activity=2735 dram_eff=0.1375
bk0: 24a 209144i bk1: 27a 209163i bk2: 5a 209200i bk3: 2a 209326i bk4: 3a 209290i bk5: 1a 209373i bk6: 5a 209192i bk7: 3a 209278i bk8: 6a 209254i bk9: 3a 209297i bk10: 3a 209295i bk11: 3a 209293i bk12: 3a 209335i bk13: 1a 209378i bk14: 4a 209230i bk15: 1a 209379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.001796 
total_CMD = 209400 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 207713 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209222 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000401 
CoL_Bus_Util = 0.000449 
Either_Row_CoL_Bus_Util = 0.000850 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00250716
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209275 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001509
n_activity=2106 dram_eff=0.15
bk0: 29a 209243i bk1: 27a 209191i bk2: 1a 209369i bk3: 1a 209374i bk4: 0a 209398i bk5: 0a 209402i bk6: 2a 209343i bk7: 1a 209382i bk8: 5a 209257i bk9: 0a 209398i bk10: 4a 209229i bk11: 2a 209336i bk12: 2a 209309i bk13: 3a 209297i bk14: 1a 209378i bk15: 1a 209381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.001509 
total_CMD = 209400 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 208170 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209275 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000224 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.008000 
queue_avg = 0.001433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143266
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209242 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001757
n_activity=2520 dram_eff=0.146
bk0: 28a 209251i bk1: 29a 209226i bk2: 5a 209218i bk3: 4a 209248i bk4: 1a 209376i bk5: 4a 209247i bk6: 1a 209375i bk7: 3a 209269i bk8: 3a 209257i bk9: 4a 209249i bk10: 2a 209309i bk11: 2a 209325i bk12: 1a 209374i bk13: 1a 209379i bk14: 3a 209337i bk15: 1a 209387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.001757 
total_CMD = 209400 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 207968 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209242 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000315 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000755 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189589
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209272 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001433
n_activity=2053 dram_eff=0.1461
bk0: 22a 209296i bk1: 25a 209140i bk2: 2a 209326i bk3: 2a 209332i bk4: 0a 209391i bk5: 1a 209377i bk6: 1a 209378i bk7: 1a 209383i bk8: 5a 209224i bk9: 2a 209342i bk10: 3a 209331i bk11: 3a 209303i bk12: 1a 209382i bk13: 4a 209217i bk14: 1a 209378i bk15: 2a 209339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.001433 
total_CMD = 209400 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 208205 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209272 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000253 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000611 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161891
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209259 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=2226 dram_eff=0.1438
bk0: 21a 209300i bk1: 23a 209227i bk2: 4a 209256i bk3: 1a 209373i bk4: 1a 209369i bk5: 3a 209297i bk6: 2a 209334i bk7: 2a 209336i bk8: 0a 209402i bk9: 3a 209342i bk10: 2a 209341i bk11: 2a 209340i bk12: 10a 209090i bk13: 1a 209364i bk14: 2a 209337i bk15: 3a 209338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.001528 
total_CMD = 209400 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 208157 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209259 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000291 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00132283
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209260 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001547
n_activity=2156 dram_eff=0.1503
bk0: 22a 209260i bk1: 24a 209277i bk2: 2a 209305i bk3: 1a 209374i bk4: 2a 209340i bk5: 1a 209383i bk6: 3a 209342i bk7: 4a 209262i bk8: 5a 209196i bk9: 4a 209254i bk10: 3a 209333i bk11: 3a 209299i bk12: 2a 209334i bk13: 2a 209336i bk14: 1a 209377i bk15: 2a 209336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.001547 
total_CMD = 209400 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 208115 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209260 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000287 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000669 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007143 
queue_avg = 0.001251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125119
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=209400 n_nop=209274 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001509
n_activity=1970 dram_eff=0.1604
bk0: 24a 209280i bk1: 25a 209291i bk2: 2a 209331i bk3: 2a 209329i bk4: 3a 209334i bk5: 1a 209381i bk6: 4a 209297i bk7: 2a 209342i bk8: 2a 209322i bk9: 4a 209257i bk10: 1a 209375i bk11: 2a 209374i bk12: 3a 209295i bk13: 2a 209332i bk14: 0a 209396i bk15: 2a 209341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.001509 
total_CMD = 209400 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 208296 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209400 
n_nop = 209274 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000234 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.015873 
queue_avg = 0.001055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1131, Miss = 59, Miss_rate = 0.052, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1133, Miss = 61, Miss_rate = 0.054, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1087, Miss = 64, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1079, Miss = 62, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1093, Miss = 68, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1143, Miss = 66, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1138, Miss = 63, Miss_rate = 0.055, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1156, Miss = 72, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1093, Miss = 57, Miss_rate = 0.052, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1122, Miss = 65, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1119, Miss = 65, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1073, Miss = 64, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1032, Miss = 55, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1039, Miss = 57, Miss_rate = 0.055, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1046, Miss = 60, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1064, Miss = 67, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1051, Miss = 41, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 967, Miss = 39, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1004, Miss = 54, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1072, Miss = 41, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1091, Miss = 45, Miss_rate = 0.041, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1009, Miss = 36, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1097, Miss = 46, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1097, Miss = 49, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 951, Miss = 35, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 974, Miss = 41, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 968, Miss = 43, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1011, Miss = 39, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 970, Miss = 41, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1024, Miss = 41, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1025, Miss = 40, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1031, Miss = 41, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 33890
L2_total_cache_misses = 1677
L2_total_cache_miss_rate = 0.0495
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2016
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2926
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=33890
icnt_total_pkts_simt_to_mem=32162
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32162
Req_Network_cycles = 113974
Req_Network_injected_packets_per_cycle =       0.2822 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0065
Req_Bank_Level_Parallism =       1.6415
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0009
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0088

Reply_Network_injected_packets_num = 33890
Reply_Network_cycles = 113974
Reply_Network_injected_packets_per_cycle =        0.2973
Reply_Network_conflicts_per_cycle =        0.5004
Reply_Network_conflicts_per_cycle_util =       2.6767
Reply_Bank_Level_Parallism =       1.5906
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0203
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0087
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 34398 (inst/sec)
gpgpu_simulation_rate = 3165 (cycle/sec)
gpgpu_silicon_slowdown = 601895x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-9.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 9
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-9.traceg
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 9 
gpu_sim_cycle = 13672
gpu_sim_insn = 154794
gpu_ipc =      11.3220
gpu_tot_sim_cycle = 127646
gpu_tot_stall_cycle = 68490
tot_cycles_exec_all_SM = 658228
cycles_passed = 127646
gpu_tot_sim_insn = 1393146
gpu_tot_ipc =      10.9141
gpu_tot_issued_cta = 18
gpu_occupancy = 49.7715% 
gpu_tot_occupancy = 49.7317% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2907
partiton_level_parallism_total  =       0.2831
partiton_level_parallism_util =       1.7048
partiton_level_parallism_util_total  =       1.6482
L2_BW  =      18.6822 GB/Sec
L2_BW_total  =      18.1859 GB/Sec
gpu_total_sim_rate=33979

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24138
	L1I_total_cache_misses = 6853
	L1I_total_cache_miss_rate = 0.2839
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 2524, Miss = 2190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[11]: Access = 2529, Miss = 2215, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[12]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[13]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[14]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[15]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[16]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[17]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 46348
	L1D_total_cache_misses = 39888
	L1D_total_cache_miss_rate = 0.8606
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 43194
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.196
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 39725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7078
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17285
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6853
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6205
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3247
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30343

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 39725
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3469
ctas_completed 18, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1393146
gpgpu_n_tot_w_icount = 48276
gpgpu_n_stall_shd_mem = 23093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32241
gpgpu_n_mem_write_global = 3247
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 188090
gpgpu_n_store_insn = 12083
gpgpu_n_shmem_insn = 147744
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18110
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4983
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69984	W0_Idle:435517	W0_Scoreboard:105945	W1:1596	W2:30	W3:102	W4:138	W5:102	W6:162	W7:108	W8:252	W9:210	W10:144	W11:90	W12:144	W13:54	W14:108	W15:54	W16:0	W17:54	W18:108	W19:54	W20:144	W21:90	W22:144	W23:210	W24:252	W25:108	W26:162	W27:102	W28:138	W29:102	W30:30	W31:66	W32:41724
single_issue_nums: WS0:13284	WS1:11664	WS2:11664	WS3:11664	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 257928 {8:32241,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 129880 {40:3247,}
traffic_breakdown_coretomem[INST_ACC_R] = 5184 {8:648,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1289640 {40:32241,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25976 {8:3247,}
traffic_breakdown_memtocore[INST_ACC_R] = 103680 {40:2592,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 226 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29005 	6483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	647 	1 	0 	4290 	19061 	12104 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21781 	8939 	4130 	518 	101 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	103 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3864      3741    129980     66103      3283      2570    none         500       316       510      1074    none         702       698       797       921
dram[1]:       4265      4144     26476     44355      4564      3933       421       882    none      none         884       743       314       518       965       776
dram[2]:       3402      3540    none      128198      2357    none        1076       839       518       903      1087       715       772      1648       464       726
dram[3]:       3486      3559     64989     66406    none      none         853       843       699       331       322       942       994       527       990       502
dram[4]:       3799      3576     66220     43024       644       324    none         909       602       508       312       811       625       508       995       318
dram[5]:       3751      4183     66363    none         692       451       409       563      1470       610       447      1181       825       570       324       660
dram[6]:       4385      4098     43075     64998       712       434       507       600    none         587       519       765       499    none         564       711
dram[7]:       4321      3870     33219    128799       324       320       696      1270       599       688       637       514       709       630       795       688
dram[8]:       4033      4639     46475    130912       323    none         615       809       764       510       421       775    none         705    none        1301
dram[9]:       4498      3966     26577     69986       657       318       941       585       481       653       779       772       578       692       993       500
dram[10]:       3646      3933    132113    127848    none      none         419       686       549    none        1100       602       917       701       504       326
dram[11]:       3722      3608     26155     33321      1080       703       506       668       728       655      1188       511      1251       500       831       689
dram[12]:       4822      4351     66145     63895    none         686      1084      1081       832       603       446       386       314       862       510       520
dram[13]:       5003      4632     33483    134918       512       639       318       421    none         447       621       513       713       516       703       769
dram[14]:       4750      4259     63479    130756       512       692       446       563       678       515      1010       953       899       699       697       981
dram[15]:       4290      4127     65599     65055       464       692       654       514       803       806       879      1064       892      1183    none         804
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       229       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       249       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234382 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001416
n_activity=2167 dram_eff=0.1532
bk0: 28a 234322i bk1: 29a 234293i bk2: 1a 234493i bk3: 2a 234458i bk4: 3a 234405i bk5: 5a 234321i bk6: 0a 234508i bk7: 1a 234495i bk8: 1a 234496i bk9: 2a 234451i bk10: 2a 234457i bk11: 0a 234517i bk12: 1a 234503i bk13: 2a 234502i bk14: 4a 234382i bk15: 2a 234451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001416 
total_CMD = 234519 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 233319 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234382 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000230 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00073768
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234359 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001501
n_activity=2560 dram_eff=0.1375
bk0: 26a 234335i bk1: 26a 234299i bk2: 5a 234300i bk3: 3a 234400i bk4: 2a 234451i bk5: 3a 234355i bk6: 2a 234452i bk7: 1a 234496i bk8: 0a 234520i bk9: 0a 234523i bk10: 3a 234460i bk11: 5a 234337i bk12: 1a 234498i bk13: 2a 234461i bk14: 6a 234251i bk15: 3a 234408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.001501 
total_CMD = 234519 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 232934 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234359 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000307 
CoL_Bus_Util = 0.000375 
Either_Row_CoL_Bus_Util = 0.000682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133038
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234343 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=2497 dram_eff=0.157
bk0: 32a 234068i bk1: 30a 234301i bk2: 0a 234509i bk3: 1a 234495i bk4: 5a 234337i bk5: 0a 234509i bk6: 2a 234456i bk7: 3a 234400i bk8: 3a 234410i bk9: 4a 234416i bk10: 4a 234388i bk11: 6a 234271i bk12: 3a 234419i bk13: 1a 234494i bk14: 3a 234407i bk15: 1a 234493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.001672 
total_CMD = 234519 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 232950 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234343 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000750 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.011364 
queue_avg = 0.001804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00180369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234347 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001706
n_activity=2340 dram_eff=0.1709
bk0: 31a 234279i bk1: 30a 234321i bk2: 2a 234454i bk3: 2a 234495i bk4: 0a 234519i bk5: 0a 234522i bk6: 4a 234381i bk7: 4a 234371i bk8: 1a 234486i bk9: 5a 234390i bk10: 2a 234452i bk11: 4a 234351i bk12: 3a 234357i bk13: 9a 234190i bk14: 2a 234442i bk15: 1a 234495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.001706 
total_CMD = 234519 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 233058 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234347 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000307 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.000733 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00219172
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234370 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001535
n_activity=2369 dram_eff=0.152
bk0: 29a 234363i bk1: 31a 234266i bk2: 2a 234451i bk3: 3a 234414i bk4: 3a 234405i bk5: 2a 234453i bk6: 0a 234517i bk7: 6a 234307i bk8: 2a 234455i bk9: 2a 234457i bk10: 1a 234500i bk11: 2a 234461i bk12: 2a 234451i bk13: 2a 234457i bk14: 2a 234459i bk15: 1a 234500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.001535 
total_CMD = 234519 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 233123 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234370 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000635 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132612
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234349 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001637
n_activity=2520 dram_eff=0.1524
bk0: 30a 234318i bk1: 28a 234135i bk2: 2a 234445i bk3: 0a 234513i bk4: 2a 234496i bk5: 3a 234419i bk6: 5a 234343i bk7: 4a 234369i bk8: 2a 234450i bk9: 3a 234395i bk10: 3a 234455i bk11: 2a 234458i bk12: 3a 234416i bk13: 3a 234417i bk14: 2a 234446i bk15: 4a 234418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.001637 
total_CMD = 234519 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 233020 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234349 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000725 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.005882 
queue_avg = 0.001842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00184207
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234389 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001347
n_activity=1940 dram_eff=0.1629
bk0: 25a 234352i bk1: 27a 234281i bk2: 3a 234399i bk3: 2a 234454i bk4: 2a 234425i bk5: 2a 234451i bk6: 2a 234455i bk7: 2a 234457i bk8: 0a 234520i bk9: 3a 234420i bk10: 1a 234497i bk11: 3a 234420i bk12: 1a 234497i bk13: 0a 234518i bk14: 4a 234414i bk15: 2a 234497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.001347 
total_CMD = 234519 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 233420 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234389 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.000337 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007692 
queue_avg = 0.001062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106175
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234348 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001586
n_activity=2753 dram_eff=0.1351
bk0: 25a 234366i bk1: 29a 234191i bk2: 4a 234409i bk3: 1a 234493i bk4: 1a 234495i bk5: 2a 234460i bk6: 1a 234500i bk7: 1a 234504i bk8: 5a 234343i bk9: 7a 234260i bk10: 3a 234409i bk11: 3a 234408i bk12: 3a 234415i bk13: 5a 234325i bk14: 2a 234452i bk15: 1a 234495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.001586 
total_CMD = 234519 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 232900 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234348 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000333 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000729 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00164166
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234385 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001313
n_activity=2013 dram_eff=0.153
bk0: 27a 234217i bk1: 23a 234307i bk2: 3a 234408i bk3: 1a 234492i bk4: 2a 234494i bk5: 0a 234520i bk6: 2a 234460i bk7: 4a 234404i bk8: 3a 234422i bk9: 3a 234418i bk10: 2a 234455i bk11: 3a 234418i bk12: 0a 234519i bk13: 3a 234417i bk14: 0a 234518i bk15: 1a 234501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.001313 
total_CMD = 234519 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 233359 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234385 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000243 
CoL_Bus_Util = 0.000328 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00230685
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234341 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001603
n_activity=2735 dram_eff=0.1375
bk0: 24a 234263i bk1: 27a 234282i bk2: 5a 234319i bk3: 2a 234445i bk4: 3a 234409i bk5: 1a 234492i bk6: 5a 234311i bk7: 3a 234397i bk8: 6a 234373i bk9: 3a 234416i bk10: 3a 234414i bk11: 3a 234412i bk12: 3a 234454i bk13: 1a 234497i bk14: 4a 234349i bk15: 1a 234498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.001603 
total_CMD = 234519 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 232832 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234341 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000759 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00223862
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234394 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001347
n_activity=2106 dram_eff=0.15
bk0: 29a 234362i bk1: 27a 234310i bk2: 1a 234488i bk3: 1a 234493i bk4: 0a 234517i bk5: 0a 234521i bk6: 2a 234462i bk7: 1a 234501i bk8: 5a 234376i bk9: 0a 234517i bk10: 4a 234348i bk11: 2a 234455i bk12: 2a 234428i bk13: 3a 234416i bk14: 1a 234497i bk15: 1a 234500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.001347 
total_CMD = 234519 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 233289 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234394 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.000337 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.008000 
queue_avg = 0.001279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127921
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234361 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=2520 dram_eff=0.146
bk0: 28a 234370i bk1: 29a 234345i bk2: 5a 234337i bk3: 4a 234367i bk4: 1a 234495i bk5: 4a 234366i bk6: 1a 234494i bk7: 3a 234388i bk8: 3a 234376i bk9: 4a 234368i bk10: 2a 234428i bk11: 2a 234444i bk12: 1a 234493i bk13: 1a 234498i bk14: 3a 234456i bk15: 1a 234506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.001569 
total_CMD = 234519 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 233087 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234361 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00169283
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234391 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001279
n_activity=2053 dram_eff=0.1461
bk0: 22a 234415i bk1: 25a 234259i bk2: 2a 234445i bk3: 2a 234451i bk4: 0a 234510i bk5: 1a 234496i bk6: 1a 234497i bk7: 1a 234502i bk8: 5a 234343i bk9: 2a 234461i bk10: 3a 234450i bk11: 3a 234422i bk12: 1a 234501i bk13: 4a 234336i bk14: 1a 234497i bk15: 2a 234458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.001279 
total_CMD = 234519 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 233324 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234391 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000226 
CoL_Bus_Util = 0.000320 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00144551
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234378 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001364
n_activity=2226 dram_eff=0.1438
bk0: 21a 234419i bk1: 23a 234346i bk2: 4a 234375i bk3: 1a 234492i bk4: 1a 234488i bk5: 3a 234416i bk6: 2a 234453i bk7: 2a 234455i bk8: 0a 234521i bk9: 3a 234461i bk10: 2a 234460i bk11: 2a 234459i bk12: 10a 234209i bk13: 1a 234483i bk14: 2a 234456i bk15: 3a 234457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.001364 
total_CMD = 234519 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 233276 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234378 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000260 
CoL_Bus_Util = 0.000341 
Either_Row_CoL_Bus_Util = 0.000601 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00118114
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234379 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001382
n_activity=2156 dram_eff=0.1503
bk0: 22a 234379i bk1: 24a 234396i bk2: 2a 234424i bk3: 1a 234493i bk4: 2a 234459i bk5: 1a 234502i bk6: 3a 234461i bk7: 4a 234381i bk8: 5a 234315i bk9: 4a 234373i bk10: 3a 234452i bk11: 3a 234418i bk12: 2a 234453i bk13: 2a 234455i bk14: 1a 234496i bk15: 2a 234455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.001382 
total_CMD = 234519 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 233234 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234379 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007143 
queue_avg = 0.001117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111718
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=234519 n_nop=234393 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001347
n_activity=1970 dram_eff=0.1604
bk0: 24a 234399i bk1: 25a 234410i bk2: 2a 234450i bk3: 2a 234448i bk4: 3a 234453i bk5: 1a 234500i bk6: 4a 234416i bk7: 2a 234461i bk8: 2a 234441i bk9: 4a 234376i bk10: 1a 234494i bk11: 2a 234493i bk12: 3a 234414i bk13: 2a 234451i bk14: 0a 234515i bk15: 2a 234460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.001347 
total_CMD = 234519 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 233415 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234519 
n_nop = 234393 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.000337 
Either_Row_CoL_Bus_Util = 0.000537 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.015873 
queue_avg = 0.000942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000942354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1270, Miss = 61, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1277, Miss = 63, Miss_rate = 0.049, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1222, Miss = 66, Miss_rate = 0.054, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1214, Miss = 64, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1230, Miss = 70, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1285, Miss = 69, Miss_rate = 0.054, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1280, Miss = 65, Miss_rate = 0.051, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1295, Miss = 74, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1228, Miss = 59, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1260, Miss = 67, Miss_rate = 0.053, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1256, Miss = 67, Miss_rate = 0.053, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1209, Miss = 66, Miss_rate = 0.055, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1158, Miss = 57, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1167, Miss = 59, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1174, Miss = 62, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1193, Miss = 69, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1193, Miss = 41, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1087, Miss = 39, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1129, Miss = 54, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1195, Miss = 41, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1225, Miss = 45, Miss_rate = 0.037, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1133, Miss = 36, Miss_rate = 0.032, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1234, Miss = 46, Miss_rate = 0.037, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1231, Miss = 49, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1069, Miss = 35, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1094, Miss = 41, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1087, Miss = 43, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1128, Miss = 39, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1089, Miss = 41, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1152, Miss = 41, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1153, Miss = 40, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1163, Miss = 41, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 38080
L2_total_cache_misses = 1710
L2_total_cache_miss_rate = 0.0449
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2921
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2304
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3247
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2736
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=38080
icnt_total_pkts_simt_to_mem=36136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 36136
Req_Network_cycles = 127646
Req_Network_injected_packets_per_cycle =       0.2831 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0064
Req_Bank_Level_Parallism =       1.6482
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0088

Reply_Network_injected_packets_num = 38080
Reply_Network_cycles = 127646
Reply_Network_injected_packets_per_cycle =        0.2983
Reply_Network_conflicts_per_cycle =        0.4923
Reply_Network_conflicts_per_cycle_util =       2.6360
Reply_Bank_Level_Parallism =       1.5974
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0197
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0088
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 33979 (inst/sec)
gpgpu_simulation_rate = 3113 (cycle/sec)
gpgpu_silicon_slowdown = 611949x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-10.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 10
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-10.traceg
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 10 
gpu_sim_cycle = 13688
gpu_sim_insn = 154794
gpu_ipc =      11.3087
gpu_tot_sim_cycle = 141334
gpu_tot_stall_cycle = 76025
tot_cycles_exec_all_SM = 727448
cycles_passed = 141334
gpu_tot_sim_insn = 1547940
gpu_tot_ipc =      10.9524
gpu_tot_issued_cta = 20
gpu_occupancy = 49.7746% 
gpu_tot_occupancy = 49.7358% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2873
partiton_level_parallism_total  =       0.2835
partiton_level_parallism_util =       1.6556
partiton_level_parallism_util_total  =       1.6490
L2_BW  =      18.4733 GB/Sec
L2_BW_total  =      18.2137 GB/Sec
gpu_total_sim_rate=34398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 26820
	L1I_total_cache_misses = 7616
	L1I_total_cache_miss_rate = 0.2840
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 2524, Miss = 2190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[11]: Access = 2529, Miss = 2215, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[12]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[13]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[14]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[15]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[16]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[17]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[18]: Access = 2537, Miss = 2185, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 2367
	L1D_cache_core[19]: Access = 2524, Miss = 2175, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2355
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 51409
	L1D_total_cache_misses = 44248
	L1D_total_cache_miss_rate = 0.8607
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 47916
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7834
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7616
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6896
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 55680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3563
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33716

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 44120
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3796
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1547940
gpgpu_n_tot_w_icount = 53640
gpgpu_n_stall_shd_mem = 25611
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35785
gpgpu_n_mem_write_global = 3563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 209084
gpgpu_n_store_insn = 13378
gpgpu_n_shmem_insn = 164160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20092
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5519
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:77685	W0_Idle:480780	W0_Scoreboard:117003	W1:1776	W2:30	W3:102	W4:156	W5:108	W6:186	W7:120	W8:270	W9:246	W10:174	W11:102	W12:156	W13:60	W14:120	W15:54	W16:0	W17:54	W18:120	W19:60	W20:156	W21:102	W22:174	W23:246	W24:270	W25:120	W26:186	W27:108	W28:156	W29:102	W30:30	W31:76	W32:46360
single_issue_nums: WS0:14760	WS1:12960	WS2:12960	WS3:12960	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 286280 {8:35785,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 142520 {40:3563,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1431400 {40:35785,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28504 {8:3563,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 226 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32295 	7053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	719 	1 	0 	4748 	21205 	13350 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24192 	9840 	4591 	600 	106 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	115 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4262      4122    144323     73370      3708      2814    none         687       316       604      1265    none         702       698       891      1017
dram[1]:       4706      4558     29396     49235      5079      4403       517       882    none      none         946       781       314       518      1028       842
dram[2]:       3749      3905    none      142570      2567    none        1171       905       518      1003      1229       778       835      1836       464       928
dram[3]:       3843      3931     72082     73787    none      none         900       939       890       331       322      1084      1057       569      1084       690
dram[4]:       4188      3954     73634     47793       707       324    none        1004       698       601       312       907       625       508      1183       318
dram[5]:       4129      4611     73790    none         881       451       409       563      1568       674       447      1371       825       570       324       807
dram[6]:       4836      4515     47988     72116       806       529       507       600    none         587       706       828       499    none         613       711
dram[7]:       4773      4272     36927    143157       324       320       696      1270       637       742       700       514       772       744       795       688
dram[8]:       4440      5117     51468    145641       323    none         615       904       826       510       421       841    none         770    none        1501
dram[9]:       4952      4373     29467     77306       788       318      1055       710       481       653       842       835       578       692      1135       500
dram[10]:       4019      4330    146826    142287    none      none         419       686       586    none        1244       602      1016       701       504       326
dram[11]:       4097      3963     29099     36979      1271       848       506       858       791       702      1376       604      1251       500       958       689
dram[12]:       5313      4793     73428     70935    none         873      1273      1269       870       603       446       386       314       862       702       614
dram[13]:       5518      5114     37157    151623       512       701       318       421    none         447       715       513       770       516       703       899
dram[14]:       5234      4690     70438    145405       605       692       570       611       793       515      1200      1078       994       793       697      1075
dram[15]:       4739      4560     72917     72268       464       692       700       607       905       806       879      1064       954      1380    none         804
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       229       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       249       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259530 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001279
n_activity=2167 dram_eff=0.1532
bk0: 28a 259470i bk1: 29a 259441i bk2: 1a 259641i bk3: 2a 259606i bk4: 3a 259553i bk5: 5a 259469i bk6: 0a 259656i bk7: 1a 259643i bk8: 1a 259644i bk9: 2a 259599i bk10: 2a 259605i bk11: 0a 259665i bk12: 1a 259651i bk13: 2a 259650i bk14: 4a 259530i bk15: 2a 259599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001279 
total_CMD = 259667 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 258467 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259530 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.000320 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000666238
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259507 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001356
n_activity=2560 dram_eff=0.1375
bk0: 26a 259483i bk1: 26a 259447i bk2: 5a 259448i bk3: 3a 259548i bk4: 2a 259599i bk5: 3a 259503i bk6: 2a 259600i bk7: 1a 259644i bk8: 0a 259668i bk9: 0a 259671i bk10: 3a 259608i bk11: 5a 259485i bk12: 1a 259646i bk13: 2a 259609i bk14: 6a 259399i bk15: 3a 259556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.001356 
total_CMD = 259667 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 258082 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259507 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.000339 
Either_Row_CoL_Bus_Util = 0.000616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259491 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00151
n_activity=2497 dram_eff=0.157
bk0: 32a 259216i bk1: 30a 259449i bk2: 0a 259657i bk3: 1a 259643i bk4: 5a 259485i bk5: 0a 259657i bk6: 2a 259604i bk7: 3a 259548i bk8: 3a 259558i bk9: 4a 259564i bk10: 4a 259536i bk11: 6a 259419i bk12: 3a 259567i bk13: 1a 259642i bk14: 3a 259555i bk15: 1a 259641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.001510 
total_CMD = 259667 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 258098 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259491 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000308 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000678 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.011364 
queue_avg = 0.001629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00162901
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259495 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00154
n_activity=2340 dram_eff=0.1709
bk0: 31a 259427i bk1: 30a 259469i bk2: 2a 259602i bk3: 2a 259643i bk4: 0a 259667i bk5: 0a 259670i bk6: 4a 259529i bk7: 4a 259519i bk8: 1a 259634i bk9: 5a 259538i bk10: 2a 259600i bk11: 4a 259499i bk12: 3a 259505i bk13: 9a 259338i bk14: 2a 259590i bk15: 1a 259643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.001540 
total_CMD = 259667 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 258206 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259495 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000662 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00197946
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259518 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001386
n_activity=2369 dram_eff=0.152
bk0: 29a 259511i bk1: 31a 259414i bk2: 2a 259599i bk3: 3a 259562i bk4: 3a 259553i bk5: 2a 259601i bk6: 0a 259665i bk7: 6a 259455i bk8: 2a 259603i bk9: 2a 259605i bk10: 1a 259648i bk11: 2a 259609i bk12: 2a 259599i bk13: 2a 259605i bk14: 2a 259607i bk15: 1a 259648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.001386 
total_CMD = 259667 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 258271 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259518 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259497 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001479
n_activity=2520 dram_eff=0.1524
bk0: 30a 259466i bk1: 28a 259283i bk2: 2a 259593i bk3: 0a 259661i bk4: 2a 259644i bk5: 3a 259567i bk6: 5a 259491i bk7: 4a 259517i bk8: 2a 259598i bk9: 3a 259543i bk10: 3a 259603i bk11: 2a 259606i bk12: 3a 259564i bk13: 3a 259565i bk14: 2a 259594i bk15: 4a 259566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.001479 
total_CMD = 259667 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 258168 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259497 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000289 
CoL_Bus_Util = 0.000370 
Either_Row_CoL_Bus_Util = 0.000655 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.005882 
queue_avg = 0.001664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00166367
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259537 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001217
n_activity=1940 dram_eff=0.1629
bk0: 25a 259500i bk1: 27a 259429i bk2: 3a 259547i bk3: 2a 259602i bk4: 2a 259573i bk5: 2a 259599i bk6: 2a 259603i bk7: 2a 259605i bk8: 0a 259668i bk9: 3a 259568i bk10: 1a 259645i bk11: 3a 259568i bk12: 1a 259645i bk13: 0a 259666i bk14: 4a 259562i bk15: 2a 259645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.001217 
total_CMD = 259667 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 258568 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259537 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.000304 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007692 
queue_avg = 0.000959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00095892
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259496 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001433
n_activity=2753 dram_eff=0.1351
bk0: 25a 259514i bk1: 29a 259339i bk2: 4a 259557i bk3: 1a 259641i bk4: 1a 259643i bk5: 2a 259608i bk6: 1a 259648i bk7: 1a 259652i bk8: 5a 259491i bk9: 7a 259408i bk10: 3a 259557i bk11: 3a 259556i bk12: 3a 259563i bk13: 5a 259473i bk14: 2a 259600i bk15: 1a 259643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.001433 
total_CMD = 259667 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 258048 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259496 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000300 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148267
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259533 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001186
n_activity=2013 dram_eff=0.153
bk0: 27a 259365i bk1: 23a 259455i bk2: 3a 259556i bk3: 1a 259640i bk4: 2a 259642i bk5: 0a 259668i bk6: 2a 259608i bk7: 4a 259552i bk8: 3a 259570i bk9: 3a 259566i bk10: 2a 259603i bk11: 3a 259566i bk12: 0a 259667i bk13: 3a 259565i bk14: 0a 259666i bk15: 1a 259649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.001186 
total_CMD = 259667 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 258507 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259533 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00208344
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259489 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001448
n_activity=2735 dram_eff=0.1375
bk0: 24a 259411i bk1: 27a 259430i bk2: 5a 259467i bk3: 2a 259593i bk4: 3a 259557i bk5: 1a 259640i bk6: 5a 259459i bk7: 3a 259545i bk8: 6a 259521i bk9: 3a 259564i bk10: 3a 259562i bk11: 3a 259560i bk12: 3a 259602i bk13: 1a 259645i bk14: 4a 259497i bk15: 1a 259646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.001448 
total_CMD = 259667 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 257980 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259489 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000323 
CoL_Bus_Util = 0.000362 
Either_Row_CoL_Bus_Util = 0.000685 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00202182
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259542 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001217
n_activity=2106 dram_eff=0.15
bk0: 29a 259510i bk1: 27a 259458i bk2: 1a 259636i bk3: 1a 259641i bk4: 0a 259665i bk5: 0a 259669i bk6: 2a 259610i bk7: 1a 259649i bk8: 5a 259524i bk9: 0a 259665i bk10: 4a 259496i bk11: 2a 259603i bk12: 2a 259576i bk13: 3a 259564i bk14: 1a 259645i bk15: 1a 259648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.001217 
total_CMD = 259667 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 258437 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259542 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.000304 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.008000 
queue_avg = 0.001155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115533
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259509 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001417
n_activity=2520 dram_eff=0.146
bk0: 28a 259518i bk1: 29a 259493i bk2: 5a 259485i bk3: 4a 259515i bk4: 1a 259643i bk5: 4a 259514i bk6: 1a 259642i bk7: 3a 259536i bk8: 3a 259524i bk9: 4a 259516i bk10: 2a 259576i bk11: 2a 259592i bk12: 1a 259641i bk13: 1a 259646i bk14: 3a 259604i bk15: 1a 259654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.001417 
total_CMD = 259667 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 258235 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259509 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152888
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259539 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001155
n_activity=2053 dram_eff=0.1461
bk0: 22a 259563i bk1: 25a 259407i bk2: 2a 259593i bk3: 2a 259599i bk4: 0a 259658i bk5: 1a 259644i bk6: 1a 259645i bk7: 1a 259650i bk8: 5a 259491i bk9: 2a 259609i bk10: 3a 259598i bk11: 3a 259570i bk12: 1a 259649i bk13: 4a 259484i bk14: 1a 259645i bk15: 2a 259606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.001155 
total_CMD = 259667 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 258472 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259539 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.000289 
Either_Row_CoL_Bus_Util = 0.000493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00130552
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259526 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001232
n_activity=2226 dram_eff=0.1438
bk0: 21a 259567i bk1: 23a 259494i bk2: 4a 259523i bk3: 1a 259640i bk4: 1a 259636i bk5: 3a 259564i bk6: 2a 259601i bk7: 2a 259603i bk8: 0a 259669i bk9: 3a 259609i bk10: 2a 259608i bk11: 2a 259607i bk12: 10a 259357i bk13: 1a 259631i bk14: 2a 259604i bk15: 3a 259605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.001232 
total_CMD = 259667 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 258424 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259526 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000235 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106675
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259527 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001248
n_activity=2156 dram_eff=0.1503
bk0: 22a 259527i bk1: 24a 259544i bk2: 2a 259572i bk3: 1a 259641i bk4: 2a 259607i bk5: 1a 259650i bk6: 3a 259609i bk7: 4a 259529i bk8: 5a 259463i bk9: 4a 259521i bk10: 3a 259600i bk11: 3a 259566i bk12: 2a 259601i bk13: 2a 259603i bk14: 1a 259644i bk15: 2a 259603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.001248 
total_CMD = 259667 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 258382 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259527 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000231 
CoL_Bus_Util = 0.000312 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007143 
queue_avg = 0.001009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100898
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=259667 n_nop=259541 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001217
n_activity=1970 dram_eff=0.1604
bk0: 24a 259547i bk1: 25a 259558i bk2: 2a 259598i bk3: 2a 259596i bk4: 3a 259601i bk5: 1a 259648i bk6: 4a 259564i bk7: 2a 259609i bk8: 2a 259589i bk9: 4a 259524i bk10: 1a 259642i bk11: 2a 259641i bk12: 3a 259562i bk13: 2a 259599i bk14: 0a 259663i bk15: 2a 259608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.001217 
total_CMD = 259667 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 258563 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259667 
n_nop = 259541 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000304 
Either_Row_CoL_Bus_Util = 0.000485 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.015873 
queue_avg = 0.000851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00085109

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1411, Miss = 63, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1416, Miss = 65, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1356, Miss = 68, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1344, Miss = 66, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1362, Miss = 72, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1426, Miss = 71, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1418, Miss = 67, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1440, Miss = 76, Miss_rate = 0.053, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1363, Miss = 61, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1399, Miss = 69, Miss_rate = 0.049, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1391, Miss = 69, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1342, Miss = 68, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1285, Miss = 59, Miss_rate = 0.046, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1291, Miss = 61, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1302, Miss = 64, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1323, Miss = 71, Miss_rate = 0.054, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1318, Miss = 41, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1207, Miss = 39, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1250, Miss = 54, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1320, Miss = 41, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1359, Miss = 45, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1255, Miss = 36, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1370, Miss = 46, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1368, Miss = 49, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1184, Miss = 35, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1211, Miss = 41, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1203, Miss = 43, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1261, Miss = 39, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1212, Miss = 41, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1278, Miss = 41, Miss_rate = 0.032, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1277, Miss = 40, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1286, Miss = 41, Miss_rate = 0.032, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 42228
L2_total_cache_misses = 1742
L2_total_cache_miss_rate = 0.0413
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2592
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35785
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3563
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3024
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=42228
icnt_total_pkts_simt_to_mem=40068
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 40068
Req_Network_cycles = 141334
Req_Network_injected_packets_per_cycle =       0.2835 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0063
Req_Bank_Level_Parallism =       1.6490
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 42228
Reply_Network_cycles = 141334
Reply_Network_injected_packets_per_cycle =        0.2988
Reply_Network_conflicts_per_cycle =        0.4942
Reply_Network_conflicts_per_cycle_util =       2.6436
Reply_Bank_Level_Parallism =       1.5984
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0198
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0088
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 34398 (inst/sec)
gpgpu_simulation_rate = 3140 (cycle/sec)
gpgpu_silicon_slowdown = 606687x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-11.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 11
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-11.traceg
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 11 
gpu_sim_cycle = 13672
gpu_sim_insn = 154794
gpu_ipc =      11.3220
gpu_tot_sim_cycle = 155006
gpu_tot_stall_cycle = 83607
tot_cycles_exec_all_SM = 796452
cycles_passed = 155006
gpu_tot_sim_insn = 1702734
gpu_tot_ipc =      10.9850
gpu_tot_issued_cta = 22
gpu_occupancy = 49.7715% 
gpu_tot_occupancy = 49.7389% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2907
partiton_level_parallism_total  =       0.2841
partiton_level_parallism_util =       1.7048
partiton_level_parallism_util_total  =       1.6538
L2_BW  =      18.6822 GB/Sec
L2_BW_total  =      18.2550 GB/Sec
gpu_total_sim_rate=34749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 29502
	L1I_total_cache_misses = 8379
	L1I_total_cache_miss_rate = 0.2840
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 2524, Miss = 2190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[11]: Access = 2529, Miss = 2215, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[12]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[13]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[14]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[15]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[16]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[17]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[18]: Access = 2537, Miss = 2185, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 2367
	L1D_cache_core[19]: Access = 2524, Miss = 2175, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2355
	L1D_cache_core[20]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[21]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 56462
	L1D_total_cache_misses = 48657
	L1D_total_cache_miss_rate = 0.8618
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 52587
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.198
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8597
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7587
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 61175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3884
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37089

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 48467
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4120
ctas_completed 22, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1702734
gpgpu_n_tot_w_icount = 59004
gpgpu_n_stall_shd_mem = 28093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39366
gpgpu_n_mem_write_global = 3884
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229912
gpgpu_n_store_insn = 14756
gpgpu_n_shmem_insn = 180576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22052
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6041
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85433	W0_Idle:525770	W0_Scoreboard:128071	W1:1950	W2:30	W3:102	W4:156	W5:108	W6:192	W7:120	W8:306	W9:270	W10:192	W11:120	W12:192	W13:72	W14:144	W15:72	W16:0	W17:72	W18:144	W19:72	W20:192	W21:120	W22:192	W23:270	W24:306	W25:120	W26:192	W27:108	W28:156	W29:102	W30:30	W31:80	W32:50996
single_issue_nums: WS0:16236	WS1:14256	WS2:14256	WS3:14256	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 314928 {8:39366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 155360 {40:3884,}
traffic_breakdown_coretomem[INST_ACC_R] = 6336 {8:792,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1574640 {40:39366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 31072 {8:3884,}
traffic_breakdown_memtocore[INST_ACC_R] = 126720 {40:3168,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 225 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35605 	7645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	791 	1 	0 	5265 	23284 	14656 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26710 	10834 	4977 	603 	107 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	127 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4657      4515    158806     80696      4000      3143    none         687       316       604      1453    none         894       888       938      1215
dram[1]:       5141      4974     32316     54159      5600      4813       517      1071    none      none        1071       896       314       613      1187       970
dram[2]:       4095      4276    none      156773      2863    none        1265       968       580      1102      1369       876       898      2024       533       928
dram[3]:       4197      4291     79332     81197    none      none        1045      1033       890       331       322      1133      1252       611      1179       690
dram[4]:       4582      4323     80909     52542       769       324    none        1130       792       601       312      1006       723       508      1276       318
dram[5]:       4522      5063     81194    none         881       514       409       610      1758       746       447      1559       952       633       324       853
dram[6]:       5287      4938     52845     79341       806       529       600       600    none         653       706       890       499    none         663       905
dram[7]:       5213      4669     40564    157390       324       320       886      1460       713       825       762       577       839       744       889       688
dram[8]:       4853      5572     57228    160259       323    none         710      1050       953       573       421       971    none         833    none        1688
dram[9]:       5417      4771     32448     84577       788       318      1170       710       481       784       968       898       704       692      1230       500
dram[10]:       4383      4733    161474    156409    none      none         419       686       624    none        1388       696      1214       827       504       326
dram[11]:       4470      4331     31963     40687      1271       895       506       858       923       749      1564       604      1438       500      1085       877
dram[12]:       5804      5226     80753     78097    none         873      1464      1458      1025       698       509       386       314      1005       702       614
dram[13]:       6020      5580     40854    165861       512       764       318       421    none         447       811       608       868       516       797       962
dram[14]:       5715      5120     77465    159897       605       881       570       659       869       609      1325      1207      1183       888       697      1169
dram[15]:       5170      4979     80250     79653       533       881       795       607      1001       953      1067      1251      1080      1569    none         900
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       229       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       249       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284650 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001166
n_activity=2167 dram_eff=0.1532
bk0: 28a 284590i bk1: 29a 284561i bk2: 1a 284761i bk3: 2a 284726i bk4: 3a 284673i bk5: 5a 284589i bk6: 0a 284776i bk7: 1a 284763i bk8: 1a 284764i bk9: 2a 284719i bk10: 2a 284725i bk11: 0a 284785i bk12: 1a 284771i bk13: 2a 284770i bk14: 4a 284650i bk15: 2a 284719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001166 
total_CMD = 284787 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 283587 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284650 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000190 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000607472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284627 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001236
n_activity=2560 dram_eff=0.1375
bk0: 26a 284603i bk1: 26a 284567i bk2: 5a 284568i bk3: 3a 284668i bk4: 2a 284719i bk5: 3a 284623i bk6: 2a 284720i bk7: 1a 284764i bk8: 0a 284788i bk9: 0a 284791i bk10: 3a 284728i bk11: 5a 284605i bk12: 1a 284766i bk13: 2a 284729i bk14: 6a 284519i bk15: 3a 284676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.001236 
total_CMD = 284787 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 283202 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284627 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000253 
CoL_Bus_Util = 0.000309 
Either_Row_CoL_Bus_Util = 0.000562 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109556
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284611 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001376
n_activity=2497 dram_eff=0.157
bk0: 32a 284336i bk1: 30a 284569i bk2: 0a 284777i bk3: 1a 284763i bk4: 5a 284605i bk5: 0a 284777i bk6: 2a 284724i bk7: 3a 284668i bk8: 3a 284678i bk9: 4a 284684i bk10: 4a 284656i bk11: 6a 284539i bk12: 3a 284687i bk13: 1a 284762i bk14: 3a 284675i bk15: 1a 284761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.001376 
total_CMD = 284787 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 283218 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284611 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.000344 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.011364 
queue_avg = 0.001485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148532
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284615 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001405
n_activity=2340 dram_eff=0.1709
bk0: 31a 284547i bk1: 30a 284589i bk2: 2a 284722i bk3: 2a 284763i bk4: 0a 284787i bk5: 0a 284790i bk6: 4a 284649i bk7: 4a 284639i bk8: 1a 284754i bk9: 5a 284658i bk10: 2a 284720i bk11: 4a 284619i bk12: 3a 284625i bk13: 9a 284458i bk14: 2a 284710i bk15: 1a 284763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.001405 
total_CMD = 284787 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 283326 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284615 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000253 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00180486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284638 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001264
n_activity=2369 dram_eff=0.152
bk0: 29a 284631i bk1: 31a 284534i bk2: 2a 284719i bk3: 3a 284682i bk4: 3a 284673i bk5: 2a 284721i bk6: 0a 284785i bk7: 6a 284575i bk8: 2a 284723i bk9: 2a 284725i bk10: 1a 284768i bk11: 2a 284729i bk12: 2a 284719i bk13: 2a 284725i bk14: 2a 284727i bk15: 1a 284768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.001264 
total_CMD = 284787 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 283391 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284638 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109204
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284617 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001348
n_activity=2520 dram_eff=0.1524
bk0: 30a 284586i bk1: 28a 284403i bk2: 2a 284713i bk3: 0a 284781i bk4: 2a 284764i bk5: 3a 284687i bk6: 5a 284611i bk7: 4a 284637i bk8: 2a 284718i bk9: 3a 284663i bk10: 3a 284723i bk11: 2a 284726i bk12: 3a 284684i bk13: 3a 284685i bk14: 2a 284714i bk15: 4a 284686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.001348 
total_CMD = 284787 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 283288 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284617 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000263 
CoL_Bus_Util = 0.000337 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.005882 
queue_avg = 0.001517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00151692
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284657 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00111
n_activity=1940 dram_eff=0.1629
bk0: 25a 284620i bk1: 27a 284549i bk2: 3a 284667i bk3: 2a 284722i bk4: 2a 284693i bk5: 2a 284719i bk6: 2a 284723i bk7: 2a 284725i bk8: 0a 284788i bk9: 3a 284688i bk10: 1a 284765i bk11: 3a 284688i bk12: 1a 284765i bk13: 0a 284786i bk14: 4a 284682i bk15: 2a 284765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.001110 
total_CMD = 284787 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 283688 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284657 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.000277 
Either_Row_CoL_Bus_Util = 0.000456 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007692 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000874338
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284616 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001306
n_activity=2753 dram_eff=0.1351
bk0: 25a 284634i bk1: 29a 284459i bk2: 4a 284677i bk3: 1a 284761i bk4: 1a 284763i bk5: 2a 284728i bk6: 1a 284768i bk7: 1a 284772i bk8: 5a 284611i bk9: 7a 284528i bk10: 3a 284677i bk11: 3a 284676i bk12: 3a 284683i bk13: 5a 284593i bk14: 2a 284720i bk15: 1a 284763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.001306 
total_CMD = 284787 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 283168 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284616 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000274 
CoL_Bus_Util = 0.000327 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00135189
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284653 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001082
n_activity=2013 dram_eff=0.153
bk0: 27a 284485i bk1: 23a 284575i bk2: 3a 284676i bk3: 1a 284760i bk4: 2a 284762i bk5: 0a 284788i bk6: 2a 284728i bk7: 4a 284672i bk8: 3a 284690i bk9: 3a 284686i bk10: 2a 284723i bk11: 3a 284686i bk12: 0a 284787i bk13: 3a 284685i bk14: 0a 284786i bk15: 1a 284769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.001082 
total_CMD = 284787 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 283627 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284653 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.000270 
Either_Row_CoL_Bus_Util = 0.000471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00189967
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284609 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00132
n_activity=2735 dram_eff=0.1375
bk0: 24a 284531i bk1: 27a 284550i bk2: 5a 284587i bk3: 2a 284713i bk4: 3a 284677i bk5: 1a 284760i bk6: 5a 284579i bk7: 3a 284665i bk8: 6a 284641i bk9: 3a 284684i bk10: 3a 284682i bk11: 3a 284680i bk12: 3a 284722i bk13: 1a 284765i bk14: 4a 284617i bk15: 1a 284766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.001320 
total_CMD = 284787 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 283100 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284609 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.000330 
Either_Row_CoL_Bus_Util = 0.000625 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00184348
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284662 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00111
n_activity=2106 dram_eff=0.15
bk0: 29a 284630i bk1: 27a 284578i bk2: 1a 284756i bk3: 1a 284761i bk4: 0a 284785i bk5: 0a 284789i bk6: 2a 284730i bk7: 1a 284769i bk8: 5a 284644i bk9: 0a 284785i bk10: 4a 284616i bk11: 2a 284723i bk12: 2a 284696i bk13: 3a 284684i bk14: 1a 284765i bk15: 1a 284768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.001110 
total_CMD = 284787 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 283557 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284662 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.000277 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.008000 
queue_avg = 0.001053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105342
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284629 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001292
n_activity=2520 dram_eff=0.146
bk0: 28a 284638i bk1: 29a 284613i bk2: 5a 284605i bk3: 4a 284635i bk4: 1a 284763i bk5: 4a 284634i bk6: 1a 284762i bk7: 3a 284656i bk8: 3a 284644i bk9: 4a 284636i bk10: 2a 284696i bk11: 2a 284712i bk12: 1a 284761i bk13: 1a 284766i bk14: 3a 284724i bk15: 1a 284774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.001292 
total_CMD = 284787 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 283355 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284629 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00139402
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284659 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001053
n_activity=2053 dram_eff=0.1461
bk0: 22a 284683i bk1: 25a 284527i bk2: 2a 284713i bk3: 2a 284719i bk4: 0a 284778i bk5: 1a 284764i bk6: 1a 284765i bk7: 1a 284770i bk8: 5a 284611i bk9: 2a 284729i bk10: 3a 284718i bk11: 3a 284690i bk12: 1a 284769i bk13: 4a 284604i bk14: 1a 284765i bk15: 2a 284726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.001053 
total_CMD = 284787 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 283592 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284659 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000186 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119036
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284646 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001124
n_activity=2226 dram_eff=0.1438
bk0: 21a 284687i bk1: 23a 284614i bk2: 4a 284643i bk3: 1a 284760i bk4: 1a 284756i bk5: 3a 284684i bk6: 2a 284721i bk7: 2a 284723i bk8: 0a 284789i bk9: 3a 284729i bk10: 2a 284728i bk11: 2a 284727i bk12: 10a 284477i bk13: 1a 284751i bk14: 2a 284724i bk15: 3a 284725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.001124 
total_CMD = 284787 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 283544 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284646 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000972657
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284647 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001138
n_activity=2156 dram_eff=0.1503
bk0: 22a 284647i bk1: 24a 284664i bk2: 2a 284692i bk3: 1a 284761i bk4: 2a 284727i bk5: 1a 284770i bk6: 3a 284729i bk7: 4a 284649i bk8: 5a 284583i bk9: 4a 284641i bk10: 3a 284720i bk11: 3a 284686i bk12: 2a 284721i bk13: 2a 284723i bk14: 1a 284764i bk15: 2a 284723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.001138 
total_CMD = 284787 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 283502 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284647 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000492 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007143 
queue_avg = 0.000920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000919986
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=284787 n_nop=284661 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00111
n_activity=1970 dram_eff=0.1604
bk0: 24a 284667i bk1: 25a 284678i bk2: 2a 284718i bk3: 2a 284716i bk4: 3a 284721i bk5: 1a 284768i bk6: 4a 284684i bk7: 2a 284729i bk8: 2a 284709i bk9: 4a 284644i bk10: 1a 284762i bk11: 2a 284761i bk12: 3a 284682i bk13: 2a 284719i bk14: 0a 284783i bk15: 2a 284728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.001110 
total_CMD = 284787 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 283683 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 284787 
n_nop = 284661 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000172 
CoL_Bus_Util = 0.000277 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.015873 
queue_avg = 0.000776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000776019

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1550, Miss = 65, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1560, Miss = 67, Miss_rate = 0.043, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1491, Miss = 70, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1479, Miss = 68, Miss_rate = 0.046, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1499, Miss = 74, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1568, Miss = 74, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1560, Miss = 69, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1579, Miss = 78, Miss_rate = 0.049, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1498, Miss = 63, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 71, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1528, Miss = 71, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1478, Miss = 70, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1411, Miss = 61, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1419, Miss = 63, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1430, Miss = 66, Miss_rate = 0.046, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1452, Miss = 73, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1460, Miss = 41, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1327, Miss = 39, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1375, Miss = 54, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1443, Miss = 41, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1493, Miss = 45, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1379, Miss = 36, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1507, Miss = 46, Miss_rate = 0.031, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1502, Miss = 49, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1302, Miss = 35, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1331, Miss = 41, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1322, Miss = 43, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1378, Miss = 39, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1331, Miss = 41, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1406, Miss = 41, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1405, Miss = 40, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1418, Miss = 41, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 46418
L2_total_cache_misses = 1775
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2880
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3884
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3312
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=46418
icnt_total_pkts_simt_to_mem=44042
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 44042
Req_Network_cycles = 155006
Req_Network_injected_packets_per_cycle =       0.2841 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0062
Req_Bank_Level_Parallism =       1.6538
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 46418
Reply_Network_cycles = 155006
Reply_Network_injected_packets_per_cycle =        0.2995
Reply_Network_conflicts_per_cycle =        0.4880
Reply_Network_conflicts_per_cycle_util =       2.6130
Reply_Bank_Level_Parallism =       1.6033
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0194
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0088
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 49 sec (49 sec)
gpgpu_simulation_rate = 34749 (inst/sec)
gpgpu_simulation_rate = 3163 (cycle/sec)
gpgpu_silicon_slowdown = 602276x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-12.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 12
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-12.traceg
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 12 
gpu_sim_cycle = 13740
gpu_sim_insn = 154794
gpu_ipc =      11.2659
gpu_tot_sim_cycle = 168746
gpu_tot_stall_cycle = 91188
tot_cycles_exec_all_SM = 865656
cycles_passed = 168746
gpu_tot_sim_insn = 1857528
gpu_tot_ipc =      11.0078
gpu_tot_issued_cta = 24
gpu_occupancy = 49.7746% 
gpu_tot_occupancy = 49.7418% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2862
partiton_level_parallism_total  =       0.2843
partiton_level_parallism_util =       1.4525
partiton_level_parallism_util_total  =       1.6353
L2_BW  =      18.4034 GB/Sec
L2_BW_total  =      18.2671 GB/Sec
gpu_total_sim_rate=34398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32184
	L1I_total_cache_misses = 9146
	L1I_total_cache_miss_rate = 0.2842
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 2524, Miss = 2190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[11]: Access = 2529, Miss = 2215, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[12]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[13]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[14]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[15]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[16]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[17]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[18]: Access = 2537, Miss = 2185, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 2367
	L1D_cache_core[19]: Access = 2524, Miss = 2175, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2355
	L1D_cache_core[20]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[21]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[22]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[23]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 61523
	L1D_total_cache_misses = 53100
	L1D_total_cache_miss_rate = 0.8631
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 57261
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.198
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9436
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23038
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9146
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8282
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4200
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40466

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 52817
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4444
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1857528
gpgpu_n_tot_w_icount = 64368
gpgpu_n_stall_shd_mem = 30587
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42910
gpgpu_n_mem_write_global = 4200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 250906
gpgpu_n_store_insn = 16051
gpgpu_n_shmem_insn = 196992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24010
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6577
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93180	W0_Idle:570875	W0_Scoreboard:139225	W1:2130	W2:30	W3:102	W4:174	W5:114	W6:216	W7:132	W8:324	W9:306	W10:222	W11:132	W12:204	W13:78	W14:156	W15:72	W16:0	W17:72	W18:156	W19:78	W20:204	W21:132	W22:222	W23:306	W24:324	W25:132	W26:216	W27:114	W28:174	W29:102	W30:30	W31:90	W32:55632
single_issue_nums: WS0:17712	WS1:15552	WS2:15552	WS3:15552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 343280 {8:42910,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 168000 {40:4200,}
traffic_breakdown_coretomem[INST_ACC_R] = 6912 {8:864,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1716400 {40:42910,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33600 {8:4200,}
traffic_breakdown_memtocore[INST_ACC_R] = 138240 {40:3456,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 225 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38904 	8206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	863 	1 	0 	5729 	25418 	15906 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29161 	11739 	5423 	659 	109 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	139 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5063      4900    173209     87996      4424      3399    none         874       316       698      1642    none         894       888      1035      1313
dram[1]:       5582      5387     35224     59020      6124      5286       614      1071    none      none        1134       933       314       613      1252      1033
dram[2]:       4438      4635    none      171147      3087    none        1359      1035       580      1198      1511       939       964      2219       533      1130
dram[3]:       4532      4641     86419     88572    none      none        1092      1128      1077       331       322      1274      1315       652      1272       878
dram[4]:       4970      4687     88352     57300       836       324    none        1227       887       695       312      1103       723       508      1474       318
dram[5]:       4905      5498     88679    none        1070       514       409       610      1853       811       447      1753       952       633       324      1001
dram[6]:       5730      5344     57707     86527       900       632       600       600    none         653       903       954       499    none         711       905
dram[7]:       5660      5070     44272    171665       324       320       886      1460       754       878       825       577       902       860       889       688
dram[8]:       5273      6063     62183    175020       323    none         710      1145      1015       573       421      1035    none         896    none        1897
dram[9]:       5870      5181     35333     92039       922       318      1283       840       481       784      1036       964       704       692      1372       500
dram[10]:       4761      5132    176193    170751    none      none         419       686       661    none        1534       696      1310       827       504       326
dram[11]:       4854      4701     34915     44412      1462      1037       506      1058       987       797      1758       698      1438       500      1212       877
dram[12]:       6290      5663     88015     85138    none        1060      1653      1646      1063       698       509       386       314      1005       894       714
dram[13]:       6524      6052     44511    182369       512       829       318       421    none         447       910       608       925       516       797      1093
dram[14]:       6210      5558     84452    174585       699       881       695       708       988       609      1514      1332      1283       983       697      1263
dram[15]:       5605      5396     87482     86796       533       881       842       701      1095       953      1067      1251      1146      1763    none         900
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       229       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       249       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309894 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001071
n_activity=2167 dram_eff=0.1532
bk0: 28a 309834i bk1: 29a 309805i bk2: 1a 310005i bk3: 2a 309970i bk4: 3a 309917i bk5: 5a 309833i bk6: 0a 310020i bk7: 1a 310007i bk8: 1a 310008i bk9: 2a 309963i bk10: 2a 309969i bk11: 0a 310029i bk12: 1a 310015i bk13: 2a 310014i bk14: 4a 309894i bk15: 2a 309963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001071 
total_CMD = 310031 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 308831 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309894 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000174 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000558009
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309871 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001135
n_activity=2560 dram_eff=0.1375
bk0: 26a 309847i bk1: 26a 309811i bk2: 5a 309812i bk3: 3a 309912i bk4: 2a 309963i bk5: 3a 309867i bk6: 2a 309964i bk7: 1a 310008i bk8: 0a 310032i bk9: 0a 310035i bk10: 3a 309972i bk11: 5a 309849i bk12: 1a 310010i bk13: 2a 309973i bk14: 6a 309763i bk15: 3a 309920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.001135 
total_CMD = 310031 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 308446 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309871 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100635
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309855 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001264
n_activity=2497 dram_eff=0.157
bk0: 32a 309580i bk1: 30a 309813i bk2: 0a 310021i bk3: 1a 310007i bk4: 5a 309849i bk5: 0a 310021i bk6: 2a 309968i bk7: 3a 309912i bk8: 3a 309922i bk9: 4a 309928i bk10: 4a 309900i bk11: 6a 309783i bk12: 3a 309931i bk13: 1a 310006i bk14: 3a 309919i bk15: 1a 310005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.001264 
total_CMD = 310031 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 308462 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309855 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000568 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.011364 
queue_avg = 0.001364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00136438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309859 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00129
n_activity=2340 dram_eff=0.1709
bk0: 31a 309791i bk1: 30a 309833i bk2: 2a 309966i bk3: 2a 310007i bk4: 0a 310031i bk5: 0a 310034i bk6: 4a 309893i bk7: 4a 309883i bk8: 1a 309998i bk9: 5a 309902i bk10: 2a 309964i bk11: 4a 309863i bk12: 3a 309869i bk13: 9a 309702i bk14: 2a 309954i bk15: 1a 310007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.001290 
total_CMD = 310031 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 308570 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309859 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016579
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309882 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001161
n_activity=2369 dram_eff=0.152
bk0: 29a 309875i bk1: 31a 309778i bk2: 2a 309963i bk3: 3a 309926i bk4: 3a 309917i bk5: 2a 309965i bk6: 0a 310029i bk7: 6a 309819i bk8: 2a 309967i bk9: 2a 309969i bk10: 1a 310012i bk11: 2a 309973i bk12: 2a 309963i bk13: 2a 309969i bk14: 2a 309971i bk15: 1a 310012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.001161 
total_CMD = 310031 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 308635 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309882 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000190 
CoL_Bus_Util = 0.000290 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00100313
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309861 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001239
n_activity=2520 dram_eff=0.1524
bk0: 30a 309830i bk1: 28a 309647i bk2: 2a 309957i bk3: 0a 310025i bk4: 2a 310008i bk5: 3a 309931i bk6: 5a 309855i bk7: 4a 309881i bk8: 2a 309962i bk9: 3a 309907i bk10: 3a 309967i bk11: 2a 309970i bk12: 3a 309928i bk13: 3a 309929i bk14: 2a 309958i bk15: 4a 309930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.001239 
total_CMD = 310031 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 308532 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309861 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.000310 
Either_Row_CoL_Bus_Util = 0.000548 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.005882 
queue_avg = 0.001393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00139341
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309901 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001019
n_activity=1940 dram_eff=0.1629
bk0: 25a 309864i bk1: 27a 309793i bk2: 3a 309911i bk3: 2a 309966i bk4: 2a 309937i bk5: 2a 309963i bk6: 2a 309967i bk7: 2a 309969i bk8: 0a 310032i bk9: 3a 309932i bk10: 1a 310009i bk11: 3a 309932i bk12: 1a 310009i bk13: 0a 310030i bk14: 4a 309926i bk15: 2a 310009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.001019 
total_CMD = 310031 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 308932 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309901 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000419 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007692 
queue_avg = 0.000803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000803145
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309860 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0012
n_activity=2753 dram_eff=0.1351
bk0: 25a 309878i bk1: 29a 309703i bk2: 4a 309921i bk3: 1a 310005i bk4: 1a 310007i bk5: 2a 309972i bk6: 1a 310012i bk7: 1a 310016i bk8: 5a 309855i bk9: 7a 309772i bk10: 3a 309921i bk11: 3a 309920i bk12: 3a 309927i bk13: 5a 309837i bk14: 2a 309964i bk15: 1a 310007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.001200 
total_CMD = 310031 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 308412 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309860 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.000300 
Either_Row_CoL_Bus_Util = 0.000552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00124181
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309897 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009934
n_activity=2013 dram_eff=0.153
bk0: 27a 309729i bk1: 23a 309819i bk2: 3a 309920i bk3: 1a 310004i bk4: 2a 310006i bk5: 0a 310032i bk6: 2a 309972i bk7: 4a 309916i bk8: 3a 309934i bk9: 3a 309930i bk10: 2a 309967i bk11: 3a 309930i bk12: 0a 310031i bk13: 3a 309929i bk14: 0a 310030i bk15: 1a 310013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.000993 
total_CMD = 310031 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 308871 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309897 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00174499
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309853 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001213
n_activity=2735 dram_eff=0.1375
bk0: 24a 309775i bk1: 27a 309794i bk2: 5a 309831i bk3: 2a 309957i bk4: 3a 309921i bk5: 1a 310004i bk6: 5a 309823i bk7: 3a 309909i bk8: 6a 309885i bk9: 3a 309928i bk10: 3a 309926i bk11: 3a 309924i bk12: 3a 309966i bk13: 1a 310009i bk14: 4a 309861i bk15: 1a 310010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.001213 
total_CMD = 310031 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 308344 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309853 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00169338
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309906 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001019
n_activity=2106 dram_eff=0.15
bk0: 29a 309874i bk1: 27a 309822i bk2: 1a 310000i bk3: 1a 310005i bk4: 0a 310029i bk5: 0a 310033i bk6: 2a 309974i bk7: 1a 310013i bk8: 5a 309888i bk9: 0a 310029i bk10: 4a 309860i bk11: 2a 309967i bk12: 2a 309940i bk13: 3a 309928i bk14: 1a 310009i bk15: 1a 310012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.001019 
total_CMD = 310031 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 308801 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309906 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008000 
queue_avg = 0.000968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000967645
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309873 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=2520 dram_eff=0.146
bk0: 28a 309882i bk1: 29a 309857i bk2: 5a 309849i bk3: 4a 309879i bk4: 1a 310007i bk5: 4a 309878i bk6: 1a 310006i bk7: 3a 309900i bk8: 3a 309888i bk9: 4a 309880i bk10: 2a 309940i bk11: 2a 309956i bk12: 1a 310005i bk13: 1a 310010i bk14: 3a 309968i bk15: 1a 310018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.001187 
total_CMD = 310031 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 308599 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309873 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00128052
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309903 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009676
n_activity=2053 dram_eff=0.1461
bk0: 22a 309927i bk1: 25a 309771i bk2: 2a 309957i bk3: 2a 309963i bk4: 0a 310022i bk5: 1a 310008i bk6: 1a 310009i bk7: 1a 310014i bk8: 5a 309855i bk9: 2a 309973i bk10: 3a 309962i bk11: 3a 309934i bk12: 1a 310013i bk13: 4a 309848i bk14: 1a 310009i bk15: 2a 309970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.000968 
total_CMD = 310031 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 308836 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309903 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000171 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109344
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309890 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001032
n_activity=2226 dram_eff=0.1438
bk0: 21a 309931i bk1: 23a 309858i bk2: 4a 309887i bk3: 1a 310004i bk4: 1a 310000i bk5: 3a 309928i bk6: 2a 309965i bk7: 2a 309967i bk8: 0a 310033i bk9: 3a 309973i bk10: 2a 309972i bk11: 2a 309971i bk12: 10a 309721i bk13: 1a 309995i bk14: 2a 309968i bk15: 3a 309969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.001032 
total_CMD = 310031 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 308788 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309890 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000455 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000893459
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309891 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001045
n_activity=2156 dram_eff=0.1503
bk0: 22a 309891i bk1: 24a 309908i bk2: 2a 309936i bk3: 1a 310005i bk4: 2a 309971i bk5: 1a 310014i bk6: 3a 309973i bk7: 4a 309893i bk8: 5a 309827i bk9: 4a 309885i bk10: 3a 309964i bk11: 3a 309930i bk12: 2a 309965i bk13: 2a 309967i bk14: 1a 310008i bk15: 2a 309967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.001045 
total_CMD = 310031 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 308746 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309891 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007143 
queue_avg = 0.000845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000845077
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=310031 n_nop=309905 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001019
n_activity=1970 dram_eff=0.1604
bk0: 24a 309911i bk1: 25a 309922i bk2: 2a 309962i bk3: 2a 309960i bk4: 3a 309965i bk5: 1a 310012i bk6: 4a 309928i bk7: 2a 309973i bk8: 2a 309953i bk9: 4a 309888i bk10: 1a 310006i bk11: 2a 310005i bk12: 3a 309926i bk13: 2a 309963i bk14: 0a 310027i bk15: 2a 309972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.001019 
total_CMD = 310031 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 308927 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310031 
n_nop = 309905 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000158 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.015873 
queue_avg = 0.000713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000712832

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1691, Miss = 67, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1699, Miss = 69, Miss_rate = 0.041, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1625, Miss = 72, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1609, Miss = 70, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1631, Miss = 76, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1709, Miss = 76, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1698, Miss = 71, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1724, Miss = 80, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1633, Miss = 65, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1676, Miss = 73, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1663, Miss = 73, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1611, Miss = 72, Miss_rate = 0.045, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1538, Miss = 63, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1543, Miss = 65, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1558, Miss = 68, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1582, Miss = 75, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1585, Miss = 41, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1447, Miss = 39, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1496, Miss = 54, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1568, Miss = 41, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1627, Miss = 45, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1501, Miss = 36, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1643, Miss = 46, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1639, Miss = 49, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1417, Miss = 35, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1448, Miss = 41, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1438, Miss = 43, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1511, Miss = 39, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1454, Miss = 41, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1532, Miss = 41, Miss_rate = 0.027, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1529, Miss = 40, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1541, Miss = 41, Miss_rate = 0.027, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 50566
L2_total_cache_misses = 1807
L2_total_cache_miss_rate = 0.0357
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3168
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42910
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3600
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=50566
icnt_total_pkts_simt_to_mem=47974
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 47974
Req_Network_cycles = 168746
Req_Network_injected_packets_per_cycle =       0.2843 
Req_Network_conflicts_per_cycle =       0.0010
Req_Network_conflicts_per_cycle_util =       0.0060
Req_Bank_Level_Parallism =       1.6353
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 50566
Reply_Network_cycles = 168746
Reply_Network_injected_packets_per_cycle =        0.2997
Reply_Network_conflicts_per_cycle =        0.4859
Reply_Network_conflicts_per_cycle_util =       2.5733
Reply_Bank_Level_Parallism =       1.5868
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0193
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0088
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 54 sec (54 sec)
gpgpu_simulation_rate = 34398 (inst/sec)
gpgpu_simulation_rate = 3124 (cycle/sec)
gpgpu_silicon_slowdown = 609795x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-13.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 13
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-13.traceg
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 13 
gpu_sim_cycle = 13625
gpu_sim_insn = 154794
gpu_ipc =      11.3610
gpu_tot_sim_cycle = 182371
gpu_tot_stall_cycle = 98733
tot_cycles_exec_all_SM = 934488
cycles_passed = 182371
gpu_tot_sim_insn = 2012322
gpu_tot_ipc =      11.0342
gpu_tot_issued_cta = 26
gpu_occupancy = 49.7713% 
gpu_tot_occupancy = 49.7439% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2832
partiton_level_parallism_total  =       0.2842
partiton_level_parallism_util =       1.6379
partiton_level_parallism_util_total  =       1.6355
L2_BW  =      18.2321 GB/Sec
L2_BW_total  =      18.2645 GB/Sec
gpu_total_sim_rate=34695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34866
	L1I_total_cache_misses = 9911
	L1I_total_cache_miss_rate = 0.2843
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 2524, Miss = 2190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[11]: Access = 2529, Miss = 2215, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[12]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[13]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[14]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[15]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[16]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[17]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[18]: Access = 2537, Miss = 2185, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 2367
	L1D_cache_core[19]: Access = 2524, Miss = 2175, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2355
	L1D_cache_core[20]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[21]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[22]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[23]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[24]: Access = 2519, Miss = 2140, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[25]: Access = 2561, Miss = 2150, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 2348
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 66603
	L1D_total_cache_misses = 57390
	L1D_total_cache_miss_rate = 0.8617
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 61921
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.199
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10195
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24955
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9911
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8975
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4506
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43841

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 57153
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4768
ctas_completed 26, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 2012322
gpgpu_n_tot_w_icount = 69732
gpgpu_n_stall_shd_mem = 33064
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 46391
gpgpu_n_mem_write_global = 4506
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 272136
gpgpu_n_store_insn = 17228
gpgpu_n_shmem_insn = 213408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25935
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7129
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100891	W0_Idle:615984	W0_Scoreboard:150039	W1:2310	W2:42	W3:144	W4:210	W5:144	W6:240	W7:150	W8:342	W9:312	W10:222	W11:132	W12:204	W13:78	W14:156	W15:72	W16:0	W17:72	W18:156	W19:78	W20:204	W21:132	W22:222	W23:312	W24:342	W25:150	W26:240	W27:144	W28:210	W29:144	W30:42	W31:100	W32:60268
single_issue_nums: WS0:19188	WS1:16848	WS2:16848	WS3:16848	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 371128 {8:46391,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 180240 {40:4506,}
traffic_breakdown_coretomem[INST_ACC_R] = 7488 {8:936,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1855640 {40:46391,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 36048 {8:4506,}
traffic_breakdown_memtocore[INST_ACC_R] = 149760 {40:3744,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 225 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42102 	8795 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	935 	1 	0 	6162 	27458 	17220 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31362 	12778 	5881 	738 	119 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	151 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5452      5279    187635     95323      4781      3643    none         874       316       698      1642    none         894       888      1175      1313
dram[1]:       6003      5797     38175     63954      6541      5705       614      1071    none      none        1197       971       314       613      1346      1033
dram[2]:       4784      4990    none      185364      3301    none        1548      1162       580      1246      1511       939      1027      2406       533      1130
dram[3]:       4870      4995     93638     96002    none      none        1139      1221      1077       331       322      1368      1379       652      1367       878
dram[4]:       5361      5052     95661     62021       836       324    none        1290       887       695       312      1103       723       697      1474       318
dram[5]:       5282      5909     95934    none        1070       514       448       705      2043       811       572      1753      1015       695       324      1001
dram[6]:       6171      5761     62381     93791       994       632       600       694    none         717       903      1016       499    none         758       905
dram[7]:       6109      5454     48003    185961       324       320       886      1651       754       932       825       641       964       935       984       875
dram[8]:       5679      6534     66976    189525       323    none         710      1145      1078       635       515      1035    none         959    none        1897
dram[9]:       6329      5586     38295    100657       985       318      1359       903       607       784      1036      1028       704       881      1418       687
dram[10]:       5127      5518    190855    184802    none      none         513       874       699    none        1629       790      1310       890       504       326
dram[11]:       5226      5058     37784     48020      1651      1084       697      1058       987       892      1758       698      1625       687      1212       877
dram[12]:       6780      6125     95432     92262    none        1060      1653      1646      1100       791       509       449       314      1053       894       714
dram[13]:       7051      6534     48269    196422       512       892       318       515    none         573       910       608       963       516       891      1093
dram[14]:       6696      6004     91485    189120       699       881       695       755       988       609      1514      1332      1283       983       885      1357
dram[15]:       6052      5827     94778     93909       533       881       889       701      1095      1000      1067      1439      1209      1763    none         995
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       229       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       253       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334926 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009909
n_activity=2167 dram_eff=0.1532
bk0: 28a 334866i bk1: 29a 334837i bk2: 1a 335037i bk3: 2a 335002i bk4: 3a 334949i bk5: 5a 334865i bk6: 0a 335052i bk7: 1a 335039i bk8: 1a 335040i bk9: 2a 334995i bk10: 2a 335001i bk11: 0a 335061i bk12: 1a 335047i bk13: 2a 335046i bk14: 4a 334926i bk15: 2a 334995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000991 
total_CMD = 335063 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 333863 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334926 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000516321
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334903 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001051
n_activity=2560 dram_eff=0.1375
bk0: 26a 334879i bk1: 26a 334843i bk2: 5a 334844i bk3: 3a 334944i bk4: 2a 334995i bk5: 3a 334899i bk6: 2a 334996i bk7: 1a 335040i bk8: 0a 335064i bk9: 0a 335067i bk10: 3a 335004i bk11: 5a 334881i bk12: 1a 335042i bk13: 2a 335005i bk14: 6a 334795i bk15: 3a 334952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.001051 
total_CMD = 335063 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 333478 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334903 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000215 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000931168
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334887 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00117
n_activity=2497 dram_eff=0.157
bk0: 32a 334612i bk1: 30a 334845i bk2: 0a 335053i bk3: 1a 335039i bk4: 5a 334881i bk5: 0a 335053i bk6: 2a 335000i bk7: 3a 334944i bk8: 3a 334954i bk9: 4a 334960i bk10: 4a 334932i bk11: 6a 334815i bk12: 3a 334963i bk13: 1a 335038i bk14: 3a 334951i bk15: 1a 335037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.001170 
total_CMD = 335063 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 333494 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334887 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000239 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.011364 
queue_avg = 0.001262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00126245
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334891 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001194
n_activity=2340 dram_eff=0.1709
bk0: 31a 334823i bk1: 30a 334865i bk2: 2a 334998i bk3: 2a 335039i bk4: 0a 335063i bk5: 0a 335066i bk6: 4a 334925i bk7: 4a 334915i bk8: 1a 335030i bk9: 5a 334934i bk10: 2a 334996i bk11: 4a 334895i bk12: 3a 334901i bk13: 9a 334734i bk14: 2a 334986i bk15: 1a 335039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.001194 
total_CMD = 335063 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 333602 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334891 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000215 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153404
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334914 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001074
n_activity=2369 dram_eff=0.152
bk0: 29a 334907i bk1: 31a 334810i bk2: 2a 334995i bk3: 3a 334958i bk4: 3a 334949i bk5: 2a 334997i bk6: 0a 335061i bk7: 6a 334851i bk8: 2a 334999i bk9: 2a 335001i bk10: 1a 335044i bk11: 2a 335005i bk12: 2a 334995i bk13: 2a 335001i bk14: 2a 335003i bk15: 1a 335044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.001074 
total_CMD = 335063 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 333667 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334914 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000928184
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334893 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001146
n_activity=2520 dram_eff=0.1524
bk0: 30a 334862i bk1: 28a 334679i bk2: 2a 334989i bk3: 0a 335057i bk4: 2a 335040i bk5: 3a 334963i bk6: 5a 334887i bk7: 4a 334913i bk8: 2a 334994i bk9: 3a 334939i bk10: 3a 334999i bk11: 2a 335002i bk12: 3a 334960i bk13: 3a 334961i bk14: 2a 334990i bk15: 4a 334962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.001146 
total_CMD = 335063 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 333564 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334893 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000224 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.005882 
queue_avg = 0.001289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00128931
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334933 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009431
n_activity=1940 dram_eff=0.1629
bk0: 25a 334896i bk1: 27a 334825i bk2: 3a 334943i bk3: 2a 334998i bk4: 2a 334969i bk5: 2a 334995i bk6: 2a 334999i bk7: 2a 335001i bk8: 0a 335064i bk9: 3a 334964i bk10: 1a 335041i bk11: 3a 334964i bk12: 1a 335041i bk13: 0a 335062i bk14: 4a 334958i bk15: 2a 335041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.000943 
total_CMD = 335063 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 333964 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334933 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000388 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007692 
queue_avg = 0.000743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000743144
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334892 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00111
n_activity=2753 dram_eff=0.1351
bk0: 25a 334910i bk1: 29a 334735i bk2: 4a 334953i bk3: 1a 335037i bk4: 1a 335039i bk5: 2a 335004i bk6: 1a 335044i bk7: 1a 335048i bk8: 5a 334887i bk9: 7a 334804i bk10: 3a 334953i bk11: 3a 334952i bk12: 3a 334959i bk13: 5a 334869i bk14: 2a 334996i bk15: 1a 335039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.001110 
total_CMD = 335063 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 333444 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334892 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000233 
CoL_Bus_Util = 0.000278 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00114904
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334929 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009192
n_activity=2013 dram_eff=0.153
bk0: 27a 334761i bk1: 23a 334851i bk2: 3a 334952i bk3: 1a 335036i bk4: 2a 335038i bk5: 0a 335064i bk6: 2a 335004i bk7: 4a 334948i bk8: 3a 334966i bk9: 3a 334962i bk10: 2a 334999i bk11: 3a 334962i bk12: 0a 335063i bk13: 3a 334961i bk14: 0a 335062i bk15: 1a 335045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.000919 
total_CMD = 335063 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 333903 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334929 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00161462
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334885 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001122
n_activity=2735 dram_eff=0.1375
bk0: 24a 334807i bk1: 27a 334826i bk2: 5a 334863i bk3: 2a 334989i bk4: 3a 334953i bk5: 1a 335036i bk6: 5a 334855i bk7: 3a 334941i bk8: 6a 334917i bk9: 3a 334960i bk10: 3a 334958i bk11: 3a 334956i bk12: 3a 334998i bk13: 1a 335041i bk14: 4a 334893i bk15: 1a 335042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.001122 
total_CMD = 335063 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 333376 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334885 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000251 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00156687
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334938 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009431
n_activity=2106 dram_eff=0.15
bk0: 29a 334906i bk1: 27a 334854i bk2: 1a 335032i bk3: 1a 335037i bk4: 0a 335061i bk5: 0a 335065i bk6: 2a 335006i bk7: 1a 335045i bk8: 5a 334920i bk9: 0a 335061i bk10: 4a 334892i bk11: 2a 334999i bk12: 2a 334972i bk13: 3a 334960i bk14: 1a 335041i bk15: 1a 335044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.000943 
total_CMD = 335063 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 333833 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334938 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008000 
queue_avg = 0.000895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000895354
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334905 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001098
n_activity=2520 dram_eff=0.146
bk0: 28a 334914i bk1: 29a 334889i bk2: 5a 334881i bk3: 4a 334911i bk4: 1a 335039i bk5: 4a 334910i bk6: 1a 335038i bk7: 3a 334932i bk8: 3a 334920i bk9: 4a 334912i bk10: 2a 334972i bk11: 2a 334988i bk12: 1a 335037i bk13: 1a 335042i bk14: 3a 335000i bk15: 1a 335050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.001098 
total_CMD = 335063 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 333631 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334905 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118485
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334935 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008954
n_activity=2053 dram_eff=0.1461
bk0: 22a 334959i bk1: 25a 334803i bk2: 2a 334989i bk3: 2a 334995i bk4: 0a 335054i bk5: 1a 335040i bk6: 1a 335041i bk7: 1a 335046i bk8: 5a 334887i bk9: 2a 335005i bk10: 3a 334994i bk11: 3a 334966i bk12: 1a 335045i bk13: 4a 334880i bk14: 1a 335041i bk15: 2a 335002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.000895 
total_CMD = 335063 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 333868 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334935 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000158 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101175
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334922 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000955
n_activity=2226 dram_eff=0.1438
bk0: 21a 334963i bk1: 23a 334890i bk2: 4a 334919i bk3: 1a 335036i bk4: 1a 335032i bk5: 3a 334960i bk6: 2a 334997i bk7: 2a 334999i bk8: 0a 335065i bk9: 3a 335005i bk10: 2a 335004i bk11: 2a 335003i bk12: 10a 334753i bk13: 1a 335027i bk14: 2a 335000i bk15: 3a 335001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.000955 
total_CMD = 335063 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 333820 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334922 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000182 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00082671
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334923 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000967
n_activity=2156 dram_eff=0.1503
bk0: 22a 334923i bk1: 24a 334940i bk2: 2a 334968i bk3: 1a 335037i bk4: 2a 335003i bk5: 1a 335046i bk6: 3a 335005i bk7: 4a 334925i bk8: 5a 334859i bk9: 4a 334917i bk10: 3a 334996i bk11: 3a 334962i bk12: 2a 334997i bk13: 2a 334999i bk14: 1a 335040i bk15: 2a 334999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.000967 
total_CMD = 335063 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 333778 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334923 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000418 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007143 
queue_avg = 0.000782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000781943
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=335063 n_nop=334937 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009431
n_activity=1970 dram_eff=0.1604
bk0: 24a 334943i bk1: 25a 334954i bk2: 2a 334994i bk3: 2a 334992i bk4: 3a 334997i bk5: 1a 335044i bk6: 4a 334960i bk7: 2a 335005i bk8: 2a 334985i bk9: 4a 334920i bk10: 1a 335038i bk11: 2a 335037i bk12: 3a 334958i bk13: 2a 334995i bk14: 0a 335059i bk15: 2a 335004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.000943 
total_CMD = 335063 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 333959 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335063 
n_nop = 334937 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.015873 
queue_avg = 0.000660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000659577

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1828, Miss = 69, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1834, Miss = 71, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 74, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1737, Miss = 72, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1760, Miss = 78, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1844, Miss = 78, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1834, Miss = 73, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1861, Miss = 82, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1763, Miss = 67, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1811, Miss = 75, Miss_rate = 0.041, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1800, Miss = 75, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1739, Miss = 74, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1662, Miss = 65, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1669, Miss = 67, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1684, Miss = 70, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1712, Miss = 77, Miss_rate = 0.045, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1708, Miss = 41, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1561, Miss = 39, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1619, Miss = 54, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1709, Miss = 41, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1759, Miss = 45, Miss_rate = 0.026, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1625, Miss = 36, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1775, Miss = 46, Miss_rate = 0.026, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1771, Miss = 49, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1531, Miss = 35, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1567, Miss = 41, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1556, Miss = 43, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1628, Miss = 39, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1567, Miss = 41, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1654, Miss = 41, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1652, Miss = 40, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1665, Miss = 41, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 54641
L2_total_cache_misses = 1839
L2_total_cache_miss_rate = 0.0337
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3456
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 46391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4506
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=54641
icnt_total_pkts_simt_to_mem=51833
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 51833
Req_Network_cycles = 182371
Req_Network_injected_packets_per_cycle =       0.2842 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0061
Req_Bank_Level_Parallism =       1.6355
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0006
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 54641
Reply_Network_cycles = 182371
Reply_Network_injected_packets_per_cycle =        0.2996
Reply_Network_conflicts_per_cycle =        0.4916
Reply_Network_conflicts_per_cycle_util =       2.6042
Reply_Bank_Level_Parallism =       1.5871
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0195
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0088
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 58 sec (58 sec)
gpgpu_simulation_rate = 34695 (inst/sec)
gpgpu_simulation_rate = 3144 (cycle/sec)
gpgpu_silicon_slowdown = 605916x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-14.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 14
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-14.traceg
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 14 
gpu_sim_cycle = 13672
gpu_sim_insn = 154794
gpu_ipc =      11.3220
gpu_tot_sim_cycle = 196043
gpu_tot_stall_cycle = 106315
tot_cycles_exec_all_SM = 1003492
cycles_passed = 196043
gpu_tot_sim_insn = 2167116
gpu_tot_ipc =      11.0543
gpu_tot_issued_cta = 28
gpu_occupancy = 49.7715% 
gpu_tot_occupancy = 49.7458% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2907
partiton_level_parallism_total  =       0.2847
partiton_level_parallism_util =       1.7048
partiton_level_parallism_util_total  =       1.6402
L2_BW  =      18.6822 GB/Sec
L2_BW_total  =      18.2936 GB/Sec
gpu_total_sim_rate=34953

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37548
	L1I_total_cache_misses = 10674
	L1I_total_cache_miss_rate = 0.2843
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 2524, Miss = 2190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[11]: Access = 2529, Miss = 2215, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[12]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[13]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[14]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[15]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[16]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[17]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[18]: Access = 2537, Miss = 2185, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 2367
	L1D_cache_core[19]: Access = 2524, Miss = 2175, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2355
	L1D_cache_core[20]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[21]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[22]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[23]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[24]: Access = 2519, Miss = 2140, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[25]: Access = 2561, Miss = 2150, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 2348
	L1D_cache_core[26]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[27]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71656
	L1D_total_cache_misses = 61799
	L1D_total_cache_miss_rate = 0.8624
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 66592
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.199
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10958
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26874
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10674
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9666
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 77787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4827
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 47214

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61500
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5092
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 2167116
gpgpu_n_tot_w_icount = 75096
gpgpu_n_stall_shd_mem = 35546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49972
gpgpu_n_mem_write_global = 4827
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 292964
gpgpu_n_store_insn = 18606
gpgpu_n_shmem_insn = 229824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27895
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7651
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108639	W0_Idle:660974	W0_Scoreboard:161107	W1:2484	W2:42	W3:144	W4:210	W5:144	W6:246	W7:150	W8:378	W9:336	W10:240	W11:150	W12:240	W13:90	W14:180	W15:90	W16:0	W17:90	W18:180	W19:90	W20:240	W21:150	W22:240	W23:336	W24:378	W25:150	W26:246	W27:144	W28:210	W29:144	W30:42	W31:104	W32:64904
single_issue_nums: WS0:20664	WS1:18144	WS2:18144	WS3:18144	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 399776 {8:49972,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 193080 {40:4827,}
traffic_breakdown_coretomem[INST_ACC_R] = 8064 {8:1008,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1998880 {40:49972,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 38616 {8:4827,}
traffic_breakdown_memtocore[INST_ACC_R] = 161280 {40:4032,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 224 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45412 	9387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1007 	1 	0 	6679 	29537 	18526 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	33880 	13772 	6267 	741 	120 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	163 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5847      5673    202118    102649      5073      3973    none         874       316       698      1830    none        1086      1079      1222      1511
dram[1]:       6438      6213     41095     68878      7062      6115       614      1260    none      none        1322      1086       314       707      1505      1161
dram[2]:       5130      5362    none      199567      3596    none        1642      1225       643      1345      1652      1037      1090      2594       603      1130
dram[3]:       5224      5355    100887    103412    none      none        1284      1316      1077       331       322      1416      1574       694      1462       878
dram[4]:       5755      5421    102936     66770       899       324    none        1417       981       695       312      1202       821       697      1567       318
dram[5]:       5675      6361    103338    none        1070       577       448       752      2233       883       572      1941      1141       758       324      1048
dram[6]:       6623      6184     67239    101016       994       632       694       694    none         783       903      1078       499    none         808      1100
dram[7]:       6549      5851     51640    200194       324       320      1076      1841       830      1015       887       704      1031       935      1078       875
dram[8]:       6092      6988     72736    204143       323    none         805      1291      1205       698       515      1165    none        1022    none        2084
dram[9]:       6793      5984     41277    107928       985       318      1475       903       607       914      1163      1091       830       881      1513       687
dram[10]:       5490      5921    205503    198924    none      none         513       874       737    none        1773       884      1508      1015       504       326
dram[11]:       5600      5426     40648     51729      1651      1131       697      1058      1119       939      1947       698      1812       687      1339      1065
dram[12]:       7271      6558    102757     99423    none        1060      1844      1835      1255       886       572       449       314      1196       894       714
dram[13]:       7553      7000     51966    210660       512       954       318       515    none         573      1006       702      1060       516       984      1155
dram[14]:       7177      6434     98512    203612       699      1070       695       802      1064       704      1639      1461      1472      1078       885      1451
dram[15]:       6482      6246    102111    101294       601      1070       984       701      1191      1147      1255      1626      1334      1952    none        1091
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       229       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       253       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360046 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009218
n_activity=2167 dram_eff=0.1532
bk0: 28a 359986i bk1: 29a 359957i bk2: 1a 360157i bk3: 2a 360122i bk4: 3a 360069i bk5: 5a 359985i bk6: 0a 360172i bk7: 1a 360159i bk8: 1a 360160i bk9: 2a 360115i bk10: 2a 360121i bk11: 0a 360181i bk12: 1a 360167i bk13: 2a 360166i bk14: 4a 360046i bk15: 2a 360115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000922 
total_CMD = 360183 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 358983 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360046 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000480311
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360023 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009773
n_activity=2560 dram_eff=0.1375
bk0: 26a 359999i bk1: 26a 359963i bk2: 5a 359964i bk3: 3a 360064i bk4: 2a 360115i bk5: 3a 360019i bk6: 2a 360116i bk7: 1a 360160i bk8: 0a 360184i bk9: 0a 360187i bk10: 3a 360124i bk11: 5a 360001i bk12: 1a 360162i bk13: 2a 360125i bk14: 6a 359915i bk15: 3a 360072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.000977 
total_CMD = 360183 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 358598 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360023 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000866226
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360007 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001088
n_activity=2497 dram_eff=0.157
bk0: 32a 359732i bk1: 30a 359965i bk2: 0a 360173i bk3: 1a 360159i bk4: 5a 360001i bk5: 0a 360173i bk6: 2a 360120i bk7: 3a 360064i bk8: 3a 360074i bk9: 4a 360080i bk10: 4a 360052i bk11: 6a 359935i bk12: 3a 360083i bk13: 1a 360158i bk14: 3a 360071i bk15: 1a 360157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.001088 
total_CMD = 360183 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 358614 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360007 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.011364 
queue_avg = 0.001174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0011744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360011 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001111
n_activity=2340 dram_eff=0.1709
bk0: 31a 359943i bk1: 30a 359985i bk2: 2a 360118i bk3: 2a 360159i bk4: 0a 360183i bk5: 0a 360186i bk6: 4a 360045i bk7: 4a 360035i bk8: 1a 360150i bk9: 5a 360054i bk10: 2a 360116i bk11: 4a 360015i bk12: 3a 360021i bk13: 9a 359854i bk14: 2a 360106i bk15: 1a 360159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.001111 
total_CMD = 360183 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 358722 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360011 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.000278 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142705
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360034 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009995
n_activity=2369 dram_eff=0.152
bk0: 29a 360027i bk1: 31a 359930i bk2: 2a 360115i bk3: 3a 360078i bk4: 3a 360069i bk5: 2a 360117i bk6: 0a 360181i bk7: 6a 359971i bk8: 2a 360119i bk9: 2a 360121i bk10: 1a 360164i bk11: 2a 360125i bk12: 2a 360115i bk13: 2a 360121i bk14: 2a 360123i bk15: 1a 360164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.000999 
total_CMD = 360183 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 358787 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360034 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000414 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00086345
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360013 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=2520 dram_eff=0.1524
bk0: 30a 359982i bk1: 28a 359799i bk2: 2a 360109i bk3: 0a 360177i bk4: 2a 360160i bk5: 3a 360083i bk6: 5a 360007i bk7: 4a 360033i bk8: 2a 360114i bk9: 3a 360059i bk10: 3a 360119i bk11: 2a 360122i bk12: 3a 360080i bk13: 3a 360081i bk14: 2a 360110i bk15: 4a 360082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.001066 
total_CMD = 360183 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 358684 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360013 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.000267 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.005882 
queue_avg = 0.001199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119939
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360053 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008773
n_activity=1940 dram_eff=0.1629
bk0: 25a 360016i bk1: 27a 359945i bk2: 3a 360063i bk3: 2a 360118i bk4: 2a 360089i bk5: 2a 360115i bk6: 2a 360119i bk7: 2a 360121i bk8: 0a 360184i bk9: 3a 360084i bk10: 1a 360161i bk11: 3a 360084i bk12: 1a 360161i bk13: 0a 360182i bk14: 4a 360078i bk15: 2a 360161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.000877 
total_CMD = 360183 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 359084 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360053 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000361 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007692 
queue_avg = 0.000691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000691315
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360012 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001033
n_activity=2753 dram_eff=0.1351
bk0: 25a 360030i bk1: 29a 359855i bk2: 4a 360073i bk3: 1a 360157i bk4: 1a 360159i bk5: 2a 360124i bk6: 1a 360164i bk7: 1a 360168i bk8: 5a 360007i bk9: 7a 359924i bk10: 3a 360073i bk11: 3a 360072i bk12: 3a 360079i bk13: 5a 359989i bk14: 2a 360116i bk15: 1a 360159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.001033 
total_CMD = 360183 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 358564 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360012 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000217 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0010689
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360049 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008551
n_activity=2013 dram_eff=0.153
bk0: 27a 359881i bk1: 23a 359971i bk2: 3a 360072i bk3: 1a 360156i bk4: 2a 360158i bk5: 0a 360184i bk6: 2a 360124i bk7: 4a 360068i bk8: 3a 360086i bk9: 3a 360082i bk10: 2a 360119i bk11: 3a 360082i bk12: 0a 360183i bk13: 3a 360081i bk14: 0a 360182i bk15: 1a 360165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.000855 
total_CMD = 360183 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 359023 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360049 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000158 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000372 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00150201
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360005 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001044
n_activity=2735 dram_eff=0.1375
bk0: 24a 359927i bk1: 27a 359946i bk2: 5a 359983i bk3: 2a 360109i bk4: 3a 360073i bk5: 1a 360156i bk6: 5a 359975i bk7: 3a 360061i bk8: 6a 360037i bk9: 3a 360080i bk10: 3a 360078i bk11: 3a 360076i bk12: 3a 360118i bk13: 1a 360161i bk14: 4a 360013i bk15: 1a 360162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.001044 
total_CMD = 360183 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 358496 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360005 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000233 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00145759
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360058 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008773
n_activity=2106 dram_eff=0.15
bk0: 29a 360026i bk1: 27a 359974i bk2: 1a 360152i bk3: 1a 360157i bk4: 0a 360181i bk5: 0a 360185i bk6: 2a 360126i bk7: 1a 360165i bk8: 5a 360040i bk9: 0a 360181i bk10: 4a 360012i bk11: 2a 360119i bk12: 2a 360092i bk13: 3a 360080i bk14: 1a 360161i bk15: 1a 360164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.000877 
total_CMD = 360183 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 358953 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360058 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000347 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00083291
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360025 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001022
n_activity=2520 dram_eff=0.146
bk0: 28a 360034i bk1: 29a 360009i bk2: 5a 360001i bk3: 4a 360031i bk4: 1a 360159i bk5: 4a 360030i bk6: 1a 360158i bk7: 3a 360052i bk8: 3a 360040i bk9: 4a 360032i bk10: 2a 360092i bk11: 2a 360108i bk12: 1a 360157i bk13: 1a 360162i bk14: 3a 360120i bk15: 1a 360170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.001022 
total_CMD = 360183 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 358751 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360025 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00110222
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360055 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008329
n_activity=2053 dram_eff=0.1461
bk0: 22a 360079i bk1: 25a 359923i bk2: 2a 360109i bk3: 2a 360115i bk4: 0a 360174i bk5: 1a 360160i bk6: 1a 360161i bk7: 1a 360166i bk8: 5a 360007i bk9: 2a 360125i bk10: 3a 360114i bk11: 3a 360086i bk12: 1a 360165i bk13: 4a 360000i bk14: 1a 360161i bk15: 2a 360122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.000833 
total_CMD = 360183 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 358988 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360055 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000355 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000941188
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360042 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008884
n_activity=2226 dram_eff=0.1438
bk0: 21a 360083i bk1: 23a 360010i bk2: 4a 360039i bk3: 1a 360156i bk4: 1a 360152i bk5: 3a 360080i bk6: 2a 360117i bk7: 2a 360119i bk8: 0a 360185i bk9: 3a 360125i bk10: 2a 360124i bk11: 2a 360123i bk12: 10a 359873i bk13: 1a 360147i bk14: 2a 360120i bk15: 3a 360121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.000888 
total_CMD = 360183 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 358940 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360042 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000169 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000769054
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360043 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008995
n_activity=2156 dram_eff=0.1503
bk0: 22a 360043i bk1: 24a 360060i bk2: 2a 360088i bk3: 1a 360157i bk4: 2a 360123i bk5: 1a 360166i bk6: 3a 360125i bk7: 4a 360045i bk8: 5a 359979i bk9: 4a 360037i bk10: 3a 360116i bk11: 3a 360082i bk12: 2a 360117i bk13: 2a 360119i bk14: 1a 360160i bk15: 2a 360119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.000900 
total_CMD = 360183 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 358898 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360043 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000167 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000389 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007143 
queue_avg = 0.000727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000727408
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=360183 n_nop=360057 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008773
n_activity=1970 dram_eff=0.1604
bk0: 24a 360063i bk1: 25a 360074i bk2: 2a 360114i bk3: 2a 360112i bk4: 3a 360117i bk5: 1a 360164i bk6: 4a 360080i bk7: 2a 360125i bk8: 2a 360105i bk9: 4a 360040i bk10: 1a 360158i bk11: 2a 360157i bk12: 3a 360078i bk13: 2a 360115i bk14: 0a 360179i bk15: 2a 360124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.000877 
total_CMD = 360183 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 359079 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 360183 
n_nop = 360057 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000136 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000350 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.015873 
queue_avg = 0.000614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000613577

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 71, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1978, Miss = 73, Miss_rate = 0.037, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1891, Miss = 76, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1872, Miss = 74, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1897, Miss = 80, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1986, Miss = 81, Miss_rate = 0.041, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1976, Miss = 75, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 2000, Miss = 84, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1898, Miss = 69, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1949, Miss = 77, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1937, Miss = 77, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1875, Miss = 76, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1788, Miss = 67, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1797, Miss = 69, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1812, Miss = 72, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1841, Miss = 79, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1850, Miss = 41, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1681, Miss = 39, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1744, Miss = 54, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1832, Miss = 41, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1893, Miss = 45, Miss_rate = 0.024, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1749, Miss = 36, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1912, Miss = 46, Miss_rate = 0.024, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1905, Miss = 49, Miss_rate = 0.026, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1649, Miss = 35, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1687, Miss = 41, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1675, Miss = 43, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1745, Miss = 39, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1686, Miss = 41, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1782, Miss = 41, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1780, Miss = 40, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1797, Miss = 41, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 58831
L2_total_cache_misses = 1872
L2_total_cache_miss_rate = 0.0318
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 451
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3744
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4827
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4176
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=58831
icnt_total_pkts_simt_to_mem=55807
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 55807
Req_Network_cycles = 196043
Req_Network_injected_packets_per_cycle =       0.2847 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0061
Req_Bank_Level_Parallism =       1.6402
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0006
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 58831
Reply_Network_cycles = 196043
Reply_Network_injected_packets_per_cycle =        0.3001
Reply_Network_conflicts_per_cycle =        0.4870
Reply_Network_conflicts_per_cycle_util =       2.5829
Reply_Bank_Level_Parallism =       1.5917
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0192
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0088
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 2 sec (62 sec)
gpgpu_simulation_rate = 34953 (inst/sec)
gpgpu_simulation_rate = 3161 (cycle/sec)
gpgpu_silicon_slowdown = 602657x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-15.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 15
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-15.traceg
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 15 
gpu_sim_cycle = 13740
gpu_sim_insn = 154794
gpu_ipc =      11.2659
gpu_tot_sim_cycle = 209783
gpu_tot_stall_cycle = 113896
tot_cycles_exec_all_SM = 1072696
cycles_passed = 209783
gpu_tot_sim_insn = 2321910
gpu_tot_ipc =      11.0682
gpu_tot_issued_cta = 30
gpu_occupancy = 49.7746% 
gpu_tot_occupancy = 49.7477% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2862
partiton_level_parallism_total  =       0.2848
partiton_level_parallism_util =       1.4525
partiton_level_parallism_util_total  =       1.6264
L2_BW  =      18.4034 GB/Sec
L2_BW_total  =      18.3008 GB/Sec
gpu_total_sim_rate=34655

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40230
	L1I_total_cache_misses = 11441
	L1I_total_cache_miss_rate = 0.2844
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 2524, Miss = 2190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[11]: Access = 2529, Miss = 2215, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[12]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[13]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[14]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[15]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[16]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[17]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[18]: Access = 2537, Miss = 2185, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 2367
	L1D_cache_core[19]: Access = 2524, Miss = 2175, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2355
	L1D_cache_core[20]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[21]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[22]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[23]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[24]: Access = 2519, Miss = 2140, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[25]: Access = 2561, Miss = 2150, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 2348
	L1D_cache_core[26]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[27]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[28]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[29]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 76717
	L1D_total_cache_misses = 66242
	L1D_total_cache_miss_rate = 0.8635
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 71266
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.200
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11797
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 28789
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11441
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 10361
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 83371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5143
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50591

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 65850
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5416
ctas_completed 30, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 2321910
gpgpu_n_tot_w_icount = 80460
gpgpu_n_stall_shd_mem = 38040
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53516
gpgpu_n_mem_write_global = 5143
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 313958
gpgpu_n_store_insn = 19901
gpgpu_n_shmem_insn = 246240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29853
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8187
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:116386	W0_Idle:706079	W0_Scoreboard:172261	W1:2664	W2:42	W3:144	W4:228	W5:150	W6:270	W7:162	W8:396	W9:372	W10:270	W11:162	W12:252	W13:96	W14:192	W15:90	W16:0	W17:90	W18:192	W19:96	W20:252	W21:162	W22:270	W23:372	W24:396	W25:162	W26:270	W27:150	W28:228	W29:144	W30:42	W31:114	W32:69540
single_issue_nums: WS0:22140	WS1:19440	WS2:19440	WS3:19440	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 428128 {8:53516,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 205720 {40:5143,}
traffic_breakdown_coretomem[INST_ACC_R] = 8640 {8:1080,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2140640 {40:53516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 41144 {8:5143,}
traffic_breakdown_memtocore[INST_ACC_R] = 172800 {40:4320,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 224 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48711 	9948 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1079 	1 	0 	7143 	31671 	19776 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	36331 	14677 	6713 	797 	122 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	175 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6253      6058    216521    109948      5497      4229    none        1061       316       792      2019    none        1086      1079      1319      1609
dram[1]:       6879      6625     44003     73739      7586      6588       710      1260    none      none        1384      1123       314       707      1570      1224
dram[2]:       5472      5721    none      213941      3820    none        1736      1292       643      1441      1793      1100      1155      2789       603      1332
dram[3]:       5559      5705    107975    110787    none      none        1332      1410      1264       331       322      1558      1637       736      1556      1066
dram[4]:       6143      5785    110379     71528       966       324    none        1514      1075       788       312      1300       821       697      1765       318
dram[5]:       6059      6796    110822    none        1258       577       448       752      2329       949       572      2136      1141       758       324      1195
dram[6]:       7065      6590     72101    108202      1088       734       694       694    none         783      1100      1142       499    none         856      1100
dram[7]:       6996      6252     55347    214469       324       320      1076      1841       871      1069       950       704      1094      1051      1078       875
dram[8]:       6512      7480     77691    218904       323    none         805      1386      1267       698       515      1229    none        1085    none        2293
dram[9]:       7247      6394     44162    115390      1119       318      1588      1032       607       914      1231      1158       830       881      1655       687
dram[10]:       5869      6320    220222    213266    none      none         513       874       775    none        1919       884      1604      1015       504       326
dram[11]:       5984      5796     43599     55454      1842      1274       697      1259      1182       986      2141       791      1812       687      1466      1065
dram[12]:       7757      6995    110019    106464    none        1247      2033      2023      1293       886       572       449       314      1196      1086       815
dram[13]:       8057      7472     55622    227168       512      1019       318       515    none         573      1106       702      1118       516       984      1287
dram[14]:       7672      6872    105499    218300       793      1070       820       851      1183       704      1829      1586      1573      1172       885      1545
dram[15]:       6917      6664    109343    108436       601      1070      1031       794      1286      1147      1255      1626      1400      2146    none        1091
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       229       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       253       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385290 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008614
n_activity=2167 dram_eff=0.1532
bk0: 28a 385230i bk1: 29a 385201i bk2: 1a 385401i bk3: 2a 385366i bk4: 3a 385313i bk5: 5a 385229i bk6: 0a 385416i bk7: 1a 385403i bk8: 1a 385404i bk9: 2a 385359i bk10: 2a 385365i bk11: 0a 385425i bk12: 1a 385411i bk13: 2a 385410i bk14: 4a 385290i bk15: 2a 385359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000861 
total_CMD = 385427 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 384227 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385290 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000355 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000448853
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385267 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009133
n_activity=2560 dram_eff=0.1375
bk0: 26a 385243i bk1: 26a 385207i bk2: 5a 385208i bk3: 3a 385308i bk4: 2a 385359i bk5: 3a 385263i bk6: 2a 385360i bk7: 1a 385404i bk8: 0a 385428i bk9: 0a 385431i bk10: 3a 385368i bk11: 5a 385245i bk12: 1a 385406i bk13: 2a 385369i bk14: 6a 385159i bk15: 3a 385316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.000913 
total_CMD = 385427 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 383842 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385267 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000809492
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385251 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001017
n_activity=2497 dram_eff=0.157
bk0: 32a 384976i bk1: 30a 385209i bk2: 0a 385417i bk3: 1a 385403i bk4: 5a 385245i bk5: 0a 385417i bk6: 2a 385364i bk7: 3a 385308i bk8: 3a 385318i bk9: 4a 385324i bk10: 4a 385296i bk11: 6a 385179i bk12: 3a 385327i bk13: 1a 385402i bk14: 3a 385315i bk15: 1a 385401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.001017 
total_CMD = 385427 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 383858 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385251 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.011364 
queue_avg = 0.001097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00109748
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385255 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001038
n_activity=2340 dram_eff=0.1709
bk0: 31a 385187i bk1: 30a 385229i bk2: 2a 385362i bk3: 2a 385403i bk4: 0a 385427i bk5: 0a 385430i bk6: 4a 385289i bk7: 4a 385279i bk8: 1a 385394i bk9: 5a 385298i bk10: 2a 385360i bk11: 4a 385259i bk12: 3a 385265i bk13: 9a 385098i bk14: 2a 385350i bk15: 1a 385403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.001038 
total_CMD = 385427 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 383966 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385255 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133359
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385278 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000934
n_activity=2369 dram_eff=0.152
bk0: 29a 385271i bk1: 31a 385174i bk2: 2a 385359i bk3: 3a 385322i bk4: 3a 385313i bk5: 2a 385361i bk6: 0a 385425i bk7: 6a 385215i bk8: 2a 385363i bk9: 2a 385365i bk10: 1a 385408i bk11: 2a 385369i bk12: 2a 385359i bk13: 2a 385365i bk14: 2a 385367i bk15: 1a 385408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.000934 
total_CMD = 385427 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 384031 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385278 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000153 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000806897
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385257 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009963
n_activity=2520 dram_eff=0.1524
bk0: 30a 385226i bk1: 28a 385043i bk2: 2a 385353i bk3: 0a 385421i bk4: 2a 385404i bk5: 3a 385327i bk6: 5a 385251i bk7: 4a 385277i bk8: 2a 385358i bk9: 3a 385303i bk10: 3a 385363i bk11: 2a 385366i bk12: 3a 385324i bk13: 3a 385325i bk14: 2a 385354i bk15: 4a 385326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.000996 
total_CMD = 385427 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 383928 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385257 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000195 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.005882 
queue_avg = 0.001121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00112083
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385297 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008199
n_activity=1940 dram_eff=0.1629
bk0: 25a 385260i bk1: 27a 385189i bk2: 3a 385307i bk3: 2a 385362i bk4: 2a 385333i bk5: 2a 385359i bk6: 2a 385363i bk7: 2a 385365i bk8: 0a 385428i bk9: 3a 385328i bk10: 1a 385405i bk11: 3a 385328i bk12: 1a 385405i bk13: 0a 385426i bk14: 4a 385322i bk15: 2a 385405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.000820 
total_CMD = 385427 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 384328 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385297 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007692 
queue_avg = 0.000646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000646037
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385256 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009652
n_activity=2753 dram_eff=0.1351
bk0: 25a 385274i bk1: 29a 385099i bk2: 4a 385317i bk3: 1a 385401i bk4: 1a 385403i bk5: 2a 385368i bk6: 1a 385408i bk7: 1a 385412i bk8: 5a 385251i bk9: 7a 385168i bk10: 3a 385317i bk11: 3a 385316i bk12: 3a 385323i bk13: 5a 385233i bk14: 2a 385360i bk15: 1a 385403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.000965 
total_CMD = 385427 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 383808 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385256 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000202 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000998892
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385293 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007991
n_activity=2013 dram_eff=0.153
bk0: 27a 385125i bk1: 23a 385215i bk2: 3a 385316i bk3: 1a 385400i bk4: 2a 385402i bk5: 0a 385428i bk6: 2a 385368i bk7: 4a 385312i bk8: 3a 385330i bk9: 3a 385326i bk10: 2a 385363i bk11: 3a 385326i bk12: 0a 385427i bk13: 3a 385325i bk14: 0a 385426i bk15: 1a 385409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.000799 
total_CMD = 385427 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 384267 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385293 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000148 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00140364
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385249 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009755
n_activity=2735 dram_eff=0.1375
bk0: 24a 385171i bk1: 27a 385190i bk2: 5a 385227i bk3: 2a 385353i bk4: 3a 385317i bk5: 1a 385400i bk6: 5a 385219i bk7: 3a 385305i bk8: 6a 385281i bk9: 3a 385324i bk10: 3a 385322i bk11: 3a 385320i bk12: 3a 385362i bk13: 1a 385405i bk14: 4a 385257i bk15: 1a 385406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.000976 
total_CMD = 385427 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 383740 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385249 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00136213
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385302 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008199
n_activity=2106 dram_eff=0.15
bk0: 29a 385270i bk1: 27a 385218i bk2: 1a 385396i bk3: 1a 385401i bk4: 0a 385425i bk5: 0a 385429i bk6: 2a 385370i bk7: 1a 385409i bk8: 5a 385284i bk9: 0a 385425i bk10: 4a 385256i bk11: 2a 385363i bk12: 2a 385336i bk13: 3a 385324i bk14: 1a 385405i bk15: 1a 385408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.000820 
total_CMD = 385427 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 384197 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385302 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008000 
queue_avg = 0.000778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000778357
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385269 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009548
n_activity=2520 dram_eff=0.146
bk0: 28a 385278i bk1: 29a 385253i bk2: 5a 385245i bk3: 4a 385275i bk4: 1a 385403i bk5: 4a 385274i bk6: 1a 385402i bk7: 3a 385296i bk8: 3a 385284i bk9: 4a 385276i bk10: 2a 385336i bk11: 2a 385352i bk12: 1a 385401i bk13: 1a 385406i bk14: 3a 385364i bk15: 1a 385414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.000955 
total_CMD = 385427 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 383995 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385269 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000171 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103003
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385299 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007784
n_activity=2053 dram_eff=0.1461
bk0: 22a 385323i bk1: 25a 385167i bk2: 2a 385353i bk3: 2a 385359i bk4: 0a 385418i bk5: 1a 385404i bk6: 1a 385405i bk7: 1a 385410i bk8: 5a 385251i bk9: 2a 385369i bk10: 3a 385358i bk11: 3a 385330i bk12: 1a 385409i bk13: 4a 385244i bk14: 1a 385405i bk15: 2a 385366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.000778 
total_CMD = 385427 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 384232 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385299 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000879544
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385286 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008302
n_activity=2226 dram_eff=0.1438
bk0: 21a 385327i bk1: 23a 385254i bk2: 4a 385283i bk3: 1a 385400i bk4: 1a 385396i bk5: 3a 385324i bk6: 2a 385361i bk7: 2a 385363i bk8: 0a 385429i bk9: 3a 385369i bk10: 2a 385368i bk11: 2a 385367i bk12: 10a 385117i bk13: 1a 385391i bk14: 2a 385364i bk15: 3a 385365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.000830 
total_CMD = 385427 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 384184 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385286 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000158 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000366 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000718683
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385287 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008406
n_activity=2156 dram_eff=0.1503
bk0: 22a 385287i bk1: 24a 385304i bk2: 2a 385332i bk3: 1a 385401i bk4: 2a 385367i bk5: 1a 385410i bk6: 3a 385369i bk7: 4a 385289i bk8: 5a 385223i bk9: 4a 385281i bk10: 3a 385360i bk11: 3a 385326i bk12: 2a 385361i bk13: 2a 385363i bk14: 1a 385404i bk15: 2a 385363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.000841 
total_CMD = 385427 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 384142 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385287 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007143 
queue_avg = 0.000680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000679766
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=385427 n_nop=385301 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008199
n_activity=1970 dram_eff=0.1604
bk0: 24a 385307i bk1: 25a 385318i bk2: 2a 385358i bk3: 2a 385356i bk4: 3a 385361i bk5: 1a 385408i bk6: 4a 385324i bk7: 2a 385369i bk8: 2a 385349i bk9: 4a 385284i bk10: 1a 385402i bk11: 2a 385401i bk12: 3a 385322i bk13: 2a 385359i bk14: 0a 385423i bk15: 2a 385368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.000820 
total_CMD = 385427 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 384323 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385427 
n_nop = 385301 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.015873 
queue_avg = 0.000573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00057339

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2108, Miss = 73, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 2117, Miss = 75, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 2025, Miss = 78, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 2002, Miss = 76, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 2029, Miss = 82, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 2127, Miss = 83, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 2114, Miss = 77, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 2145, Miss = 86, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 2033, Miss = 71, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 2088, Miss = 79, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 2072, Miss = 79, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 2008, Miss = 78, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1915, Miss = 69, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 1921, Miss = 71, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1940, Miss = 74, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 1971, Miss = 81, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 1975, Miss = 41, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1801, Miss = 39, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1865, Miss = 54, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1957, Miss = 41, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 2027, Miss = 45, Miss_rate = 0.022, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1871, Miss = 36, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 2048, Miss = 46, Miss_rate = 0.022, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 2042, Miss = 49, Miss_rate = 0.024, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1764, Miss = 35, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1804, Miss = 41, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1791, Miss = 43, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1878, Miss = 39, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1809, Miss = 41, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1908, Miss = 41, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1904, Miss = 40, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1920, Miss = 41, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 62979
L2_total_cache_misses = 1904
L2_total_cache_miss_rate = 0.0302
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 483
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4032
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5143
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4464
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=62979
icnt_total_pkts_simt_to_mem=59739
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 59739
Req_Network_cycles = 209783
Req_Network_injected_packets_per_cycle =       0.2848 
Req_Network_conflicts_per_cycle =       0.0010
Req_Network_conflicts_per_cycle_util =       0.0059
Req_Bank_Level_Parallism =       1.6264
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0006
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 62979
Reply_Network_cycles = 209783
Reply_Network_injected_packets_per_cycle =        0.3002
Reply_Network_conflicts_per_cycle =        0.4854
Reply_Network_conflicts_per_cycle_util =       2.5534
Reply_Bank_Level_Parallism =       1.5794
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0191
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0088
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 7 sec (67 sec)
gpgpu_simulation_rate = 34655 (inst/sec)
gpgpu_simulation_rate = 3131 (cycle/sec)
gpgpu_silicon_slowdown = 608431x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-16.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 16
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-16.traceg
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 16 
gpu_sim_cycle = 13627
gpu_sim_insn = 154794
gpu_ipc =      11.3594
gpu_tot_sim_cycle = 223410
gpu_tot_stall_cycle = 121484
tot_cycles_exec_all_SM = 1141524
cycles_passed = 223410
gpu_tot_sim_insn = 2476704
gpu_tot_ipc =      11.0859
gpu_tot_issued_cta = 32
gpu_occupancy = 49.7715% 
gpu_tot_occupancy = 49.7491% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2832
partiton_level_parallism_total  =       0.2847
partiton_level_parallism_util =       1.6576
partiton_level_parallism_util_total  =       1.6283
L2_BW  =      18.2294 GB/Sec
L2_BW_total  =      18.2965 GB/Sec
gpu_total_sim_rate=34883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42912
	L1I_total_cache_misses = 12205
	L1I_total_cache_miss_rate = 0.2844
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2395, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 2900
	L1D_cache_core[1]: Access = 2955, Miss = 2461, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 2870
	L1D_cache_core[2]: Access = 2513, Miss = 2190, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[3]: Access = 2485, Miss = 2187, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 2382
	L1D_cache_core[4]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[5]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2378
	L1D_cache_core[7]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2292
	L1D_cache_core[8]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[9]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[10]: Access = 2524, Miss = 2190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[11]: Access = 2529, Miss = 2215, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[12]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[13]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[14]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[15]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[16]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[17]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[18]: Access = 2537, Miss = 2185, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 2367
	L1D_cache_core[19]: Access = 2524, Miss = 2175, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2355
	L1D_cache_core[20]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[21]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[22]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[23]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[24]: Access = 2519, Miss = 2140, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 2312
	L1D_cache_core[25]: Access = 2561, Miss = 2150, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 2348
	L1D_cache_core[26]: Access = 2524, Miss = 2189, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 2321
	L1D_cache_core[27]: Access = 2529, Miss = 2220, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 2350
	L1D_cache_core[28]: Access = 2537, Miss = 2186, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[29]: Access = 2524, Miss = 2257, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[30]: Access = 2519, Miss = 2136, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 2303
	L1D_cache_core[31]: Access = 2561, Miss = 2137, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 2345
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 81797
	L1D_total_cache_misses = 70515
	L1D_total_cache_miss_rate = 0.8621
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 75914
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.200
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 70174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12539
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30707
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12205
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11053
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 53965

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 70174
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5740
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 2476704
gpgpu_n_tot_w_icount = 85824
gpgpu_n_stall_shd_mem = 40521
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56997
gpgpu_n_mem_write_global = 5449
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 335188
gpgpu_n_store_insn = 21078
gpgpu_n_shmem_insn = 262656
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31782
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8739
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124140	W0_Idle:751213	W0_Scoreboard:183003	W1:2844	W2:54	W3:186	W4:264	W5:180	W6:294	W7:180	W8:414	W9:378	W10:270	W11:162	W12:252	W13:96	W14:192	W15:90	W16:0	W17:90	W18:192	W19:96	W20:252	W21:162	W22:270	W23:378	W24:414	W25:180	W26:294	W27:180	W28:264	W29:186	W30:54	W31:124	W32:74176
single_issue_nums: WS0:23616	WS1:20736	WS2:20736	WS3:20736	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 455976 {8:56997,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 217960 {40:5449,}
traffic_breakdown_coretomem[INST_ACC_R] = 9216 {8:1152,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2279880 {40:56997,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43592 {8:5449,}
traffic_breakdown_memtocore[INST_ACC_R] = 184320 {40:4608,}
ENTERING ACCELSIM HERE
maxmflatency = 464 
max_icnt2mem_latency = 150 
maxmrqlatency = 59 
max_icnt2sh_latency = 90 
averagemflatency = 224 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1150 	19 	23 	132 	53 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51916 	10530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1151 	1 	0 	7579 	33722 	21076 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	38697 	15662 	7138 	808 	122 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	187 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         2         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         1         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12123     11776     12804     12335     16324     16323         0     12422     16311     16613     12423         0     12307     12403     16362     12323 
dram[1]:     11763     12234     12372     16325     16444     16324     12454     12628         0         0     12501     16337     12870     12450     12316     12402 
dram[2]:     12671     11461         0     12441     16526         0     16349     16346     16329     16655     16337     16604     16327     16526     16606     16339 
dram[3]:     10364     10051     12869     12404         0         0     12398     16326     16331     16382     16366     16330     12308     16312     16341     12902 
dram[4]:     10572      9268     12332     16621     16366     12396         0     12317     12836     16345     12716     16762     16323     12634     16364     16381 
dram[5]:      8963      9644     12633         0     16692     12325     16335     12387     16333     16354     12793     16321     12366     12514     16694     16585 
dram[6]:      9258      8933     16336     12323     16323     12327     16590     16309         0     16319     12417     16335     16612         0     12575     12310 
dram[7]:      8750      9056     16323     12599     12330     12422     12742     12874     16350     16443     16378     16338     16376     16700     12361     12312 
dram[8]:     14906     16311     16344     12301     16327         0     12381     16348     12454     12503     12339     16651         0     12336         0     16588 
dram[9]:     17371     15208     12571     12439     16320     12738     16699     16319     16591     16354     16363     16317     12329     12737     16313     12828 
dram[10]:      9367     16341     12803     12416         0         0     12331     12815     16367         0     16344     12716     12339     16315     16607     12396 
dram[11]:     11458      9677     12393     16342     16616     16335     12378     16321     12321     16317     16318     16329     12720     12332     12627     12415 
dram[12]:     17368     16342     12337     16325         0     16422     12578     12566     12318     12553     12447     16335     16587     12316     12529     16446 
dram[13]:     17359     16653     12310     16702     16318     16523     16423     12338         0     16690     12579     16329     16446     16448     16705     16317 
dram[14]:     17351      9995     16331     12351     16326     12777     12490     16608     16529     16315     16696     16375     12400     12816     12363     16320 
dram[15]:     10346     10688     16312     16314     16379     12551     16620     16612     16315     16309     12817     12720     12624     16589         0     16694 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.250000  1.000000  1.000000  1.500000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/627 = 2.207336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6643      6436    230745    117241      5853      4474    none        1061       316       792      2019    none        1086      1079      1460      1609
dram[1]:       7314      7046     46941     78652      8012      6996       710      1260    none      none        1447      1161       314       707      1664      1224
dram[2]:       5805      6061    none      228080      4034    none        1925      1419       643      1488      1793      1100      1218      2976       603      1332
dram[3]:       5906      6070    115286    118184    none      none        1378      1504      1264       331       322      1651      1701       736      1650      1066
dram[4]:       6527      6145    117688     76250       966       324    none        1577      1075       788       312      1300       821       886      1765       318
dram[5]:       6439      7218    118077    none        1258       577       486       847      2518       949       697      2136      1205       820       324      1195
dram[6]:       7511      7009     76775    115466      1181       734       694       787    none         847      1100      1204       499    none         903      1100
dram[7]:       7440      6634     59078    228765       324       320      1076      2032       871      1123       950       767      1157      1126      1173      1062
dram[8]:       6914      7938     82484    233409       323    none         805      1386      1330       761       608      1229    none        1148    none        2293
dram[9]:       7698      6797     47124    124008      1182       318      1664      1095       732       914      1231      1221       830      1070      1702       874
dram[10]:       6235      6718    234884    227317    none      none         607      1061       813    none        2014       978      1604      1078       504       326
dram[11]:       6355      6154     46468     59062      2033      1321       887      1259      1182      1081      2141       791      1999       874      1466      1065
dram[12]:       8247      7457    117444    113492    none        1247      2033      2023      1331       980       572       511       314      1244      1086       815
dram[13]:       8572      7944     59418    241212       512      1082       318       610    none         698      1106       702      1156       516      1078      1287
dram[14]:       8153      7310    112523    232826       793      1070       820       898      1183       704      1829      1586      1573      1172      1075      1639
dram[15]:       7349      7078    116651    115592       601      1070      1078       794      1286      1194      1255      1814      1463      2146    none        1185
maximum mf latency per bank:
dram[0]:        396       394       323       325       335       347         0       313       316       331       326         0       318       318       327       334
dram[1]:        397       446       346       325       327       376       330       315         0         0       324       336       314       326       348       336
dram[2]:        464       450       320       314       340       229       326       330       328       337       347       344       326       319       347       322
dram[3]:        449       389       323       319       253       227       332       331       325       355       330       342       382       369       324       314
dram[4]:        444       446       335       329       327       325         0       364       325       323       312       325       342       324       325       318
dram[5]:        430       395       328       272       317       330       356       330       335       354       327       325       327       324       331       324
dram[6]:        404       406       347       342       353       341       323       324         0       338       322       333       312         0       340       323
dram[7]:        386       419       327       315       324       324       316       318       342       365       327       332       325       329       324       314
dram[8]:        402       422       346       320       326         0       325       337       326       326       333       335         0       328         0       316
dram[9]:        390       387       334       344       337       318       361       329       328       339       326       326       328       314       357       313
dram[10]:        435       437       313       323         0         0       325       312       328         0       342       324       340       327       314       326
dram[11]:        439       433       331       338       316       335       316       345       367       327       330       325       316       313       329       313
dram[12]:        435       385       327       323         0       312       317       315       367       323       332       325       314       364       318       325
dram[13]:        386       388       327       317       323       325       323       327         0       327       336       325       339       317       323       333
dram[14]:        382       395       358       323       330       314       325       334       347       335       328       325       326       326       317       326
dram[15]:        384       386       325       326       341       314       328       340       329       328       315       315       325       326         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410326 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008088
n_activity=2167 dram_eff=0.1532
bk0: 28a 410266i bk1: 29a 410237i bk2: 1a 410437i bk3: 2a 410402i bk4: 3a 410349i bk5: 5a 410265i bk6: 0a 410452i bk7: 1a 410439i bk8: 1a 410440i bk9: 2a 410395i bk10: 2a 410401i bk11: 0a 410461i bk12: 1a 410447i bk13: 2a 410446i bk14: 4a 410326i bk15: 2a 410395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224413
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000809 
total_CMD = 410463 
util_bw = 332 
Wasted_Col = 571 
Wasted_Row = 297 
Idle = 409263 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410326 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000421475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410303 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008576
n_activity=2560 dram_eff=0.1375
bk0: 26a 410279i bk1: 26a 410243i bk2: 5a 410244i bk3: 3a 410344i bk4: 2a 410395i bk5: 3a 410299i bk6: 2a 410396i bk7: 1a 410440i bk8: 0a 410464i bk9: 0a 410467i bk10: 3a 410404i bk11: 5a 410281i bk12: 1a 410442i bk13: 2a 410405i bk14: 6a 410195i bk15: 3a 410352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239041
Bank_Level_Parallism_Col = 1.127473
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096703 

BW Util details:
bwutil = 0.000858 
total_CMD = 410463 
util_bw = 352 
Wasted_Col = 734 
Wasted_Row = 499 
Idle = 408878 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410303 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000760117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410287 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000955
n_activity=2497 dram_eff=0.157
bk0: 32a 410012i bk1: 30a 410245i bk2: 0a 410453i bk3: 1a 410439i bk4: 5a 410281i bk5: 0a 410453i bk6: 2a 410400i bk7: 3a 410344i bk8: 3a 410354i bk9: 4a 410360i bk10: 4a 410332i bk11: 6a 410215i bk12: 3a 410363i bk13: 1a 410438i bk14: 3a 410351i bk15: 1a 410437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381579
Bank_Level_Parallism_Col = 1.171941
Bank_Level_Parallism_Ready = 1.070707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149789 

BW Util details:
bwutil = 0.000955 
total_CMD = 410463 
util_bw = 392 
Wasted_Col = 740 
Wasted_Row = 437 
Idle = 408894 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410287 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000195 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.011364 
queue_avg = 0.001031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00103054
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410291 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009745
n_activity=2340 dram_eff=0.1709
bk0: 31a 410223i bk1: 30a 410265i bk2: 2a 410398i bk3: 2a 410439i bk4: 0a 410463i bk5: 0a 410466i bk6: 4a 410325i bk7: 4a 410315i bk8: 1a 410430i bk9: 5a 410334i bk10: 2a 410396i bk11: 4a 410295i bk12: 3a 410301i bk13: 9a 410134i bk14: 2a 410386i bk15: 1a 410439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403008
Bank_Level_Parallism_Col = 1.157718
Bank_Level_Parallism_Ready = 1.069307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105145 

BW Util details:
bwutil = 0.000975 
total_CMD = 410463 
util_bw = 400 
Wasted_Col = 681 
Wasted_Row = 380 
Idle = 409002 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410291 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000419 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125224
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410314 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008771
n_activity=2369 dram_eff=0.152
bk0: 29a 410307i bk1: 31a 410210i bk2: 2a 410395i bk3: 3a 410358i bk4: 3a 410349i bk5: 2a 410397i bk6: 0a 410461i bk7: 6a 410251i bk8: 2a 410399i bk9: 2a 410401i bk10: 1a 410444i bk11: 2a 410405i bk12: 2a 410395i bk13: 2a 410401i bk14: 2a 410403i bk15: 1a 410444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155200
Bank_Level_Parallism_Col = 1.081049
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063170 

BW Util details:
bwutil = 0.000877 
total_CMD = 410463 
util_bw = 360 
Wasted_Col = 666 
Wasted_Row = 370 
Idle = 409067 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410314 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000757681
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410293 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009355
n_activity=2520 dram_eff=0.1524
bk0: 30a 410262i bk1: 28a 410079i bk2: 2a 410389i bk3: 0a 410457i bk4: 2a 410440i bk5: 3a 410363i bk6: 5a 410287i bk7: 4a 410313i bk8: 2a 410394i bk9: 3a 410339i bk10: 3a 410399i bk11: 2a 410402i bk12: 3a 410360i bk13: 3a 410361i bk14: 2a 410390i bk15: 4a 410362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.150820
Bank_Level_Parallism_Ready = 1.051546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107104 

BW Util details:
bwutil = 0.000936 
total_CMD = 410463 
util_bw = 384 
Wasted_Col = 729 
Wasted_Row = 386 
Idle = 408964 

BW Util Bottlenecks: 
RCDc_limit = 829 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410293 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000414 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005882 
queue_avg = 0.001052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105247
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410333 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007699
n_activity=1940 dram_eff=0.1629
bk0: 25a 410296i bk1: 27a 410225i bk2: 3a 410343i bk3: 2a 410398i bk4: 2a 410369i bk5: 2a 410395i bk6: 2a 410399i bk7: 2a 410401i bk8: 0a 410464i bk9: 3a 410364i bk10: 1a 410441i bk11: 3a 410364i bk12: 1a 410441i bk13: 0a 410462i bk14: 4a 410358i bk15: 2a 410441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.139501
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124816 

BW Util details:
bwutil = 0.000770 
total_CMD = 410463 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 252 
Idle = 409364 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410333 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.007692 
queue_avg = 0.000607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000606632
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410292 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009063
n_activity=2753 dram_eff=0.1351
bk0: 25a 410310i bk1: 29a 410135i bk2: 4a 410353i bk3: 1a 410437i bk4: 1a 410439i bk5: 2a 410404i bk6: 1a 410444i bk7: 1a 410448i bk8: 5a 410287i bk9: 7a 410204i bk10: 3a 410353i bk11: 3a 410352i bk12: 3a 410359i bk13: 5a 410269i bk14: 2a 410396i bk15: 1a 410439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247788
Bank_Level_Parallism_Col = 1.114315
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088568 

BW Util details:
bwutil = 0.000906 
total_CMD = 410463 
util_bw = 372 
Wasted_Col = 796 
Wasted_Row = 451 
Idle = 408844 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410292 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000190 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000937965
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410329 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007504
n_activity=2013 dram_eff=0.153
bk0: 27a 410161i bk1: 23a 410251i bk2: 3a 410352i bk3: 1a 410436i bk4: 2a 410438i bk5: 0a 410464i bk6: 2a 410404i bk7: 4a 410348i bk8: 3a 410366i bk9: 3a 410362i bk10: 2a 410399i bk11: 3a 410362i bk12: 0a 410463i bk13: 3a 410361i bk14: 0a 410462i bk15: 1a 410445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331094
Bank_Level_Parallism_Col = 1.154596
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139276 

BW Util details:
bwutil = 0.000750 
total_CMD = 410463 
util_bw = 308 
Wasted_Col = 568 
Wasted_Row = 284 
Idle = 409303 

BW Util Bottlenecks: 
RCDc_limit = 649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410329 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000139 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00131802
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410285 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000916
n_activity=2735 dram_eff=0.1375
bk0: 24a 410207i bk1: 27a 410226i bk2: 5a 410263i bk3: 2a 410389i bk4: 3a 410353i bk5: 1a 410436i bk6: 5a 410255i bk7: 3a 410341i bk8: 6a 410317i bk9: 3a 410360i bk10: 3a 410358i bk11: 3a 410356i bk12: 3a 410398i bk13: 1a 410441i bk14: 4a 410293i bk15: 1a 410442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300322
Bank_Level_Parallism_Col = 1.145582
Bank_Level_Parallism_Ready = 1.031915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115462 

BW Util details:
bwutil = 0.000916 
total_CMD = 410463 
util_bw = 376 
Wasted_Col = 806 
Wasted_Row = 505 
Idle = 408776 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410285 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00127904
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410338 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007699
n_activity=2106 dram_eff=0.15
bk0: 29a 410306i bk1: 27a 410254i bk2: 1a 410432i bk3: 1a 410437i bk4: 0a 410461i bk5: 0a 410465i bk6: 2a 410406i bk7: 1a 410445i bk8: 5a 410320i bk9: 0a 410461i bk10: 4a 410292i bk11: 2a 410399i bk12: 2a 410372i bk13: 3a 410360i bk14: 1a 410441i bk15: 1a 410444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067766
Bank_Level_Parallism_Col = 1.037090
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037090 

BW Util details:
bwutil = 0.000770 
total_CMD = 410463 
util_bw = 316 
Wasted_Col = 563 
Wasted_Row = 351 
Idle = 409233 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410338 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000115 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000305 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008000 
queue_avg = 0.000731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000730882
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410305 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008965
n_activity=2520 dram_eff=0.146
bk0: 28a 410314i bk1: 29a 410289i bk2: 5a 410281i bk3: 4a 410311i bk4: 1a 410439i bk5: 4a 410310i bk6: 1a 410438i bk7: 3a 410332i bk8: 3a 410320i bk9: 4a 410312i bk10: 2a 410372i bk11: 2a 410388i bk12: 1a 410437i bk13: 1a 410442i bk14: 3a 410400i bk15: 1a 410450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270101
Bank_Level_Parallism_Col = 1.135991
Bank_Level_Parallism_Ready = 1.043011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120750 

BW Util details:
bwutil = 0.000897 
total_CMD = 410463 
util_bw = 368 
Wasted_Col = 674 
Wasted_Row = 390 
Idle = 409031 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410305 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0009672
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410335 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007309
n_activity=2053 dram_eff=0.1461
bk0: 22a 410359i bk1: 25a 410203i bk2: 2a 410389i bk3: 2a 410395i bk4: 0a 410454i bk5: 1a 410440i bk6: 1a 410441i bk7: 1a 410446i bk8: 5a 410287i bk9: 2a 410405i bk10: 3a 410394i bk11: 3a 410366i bk12: 1a 410445i bk13: 4a 410280i bk14: 1a 410441i bk15: 2a 410402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221703
Bank_Level_Parallism_Col = 1.121127
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116901 

BW Util details:
bwutil = 0.000731 
total_CMD = 410463 
util_bw = 300 
Wasted_Col = 571 
Wasted_Row = 324 
Idle = 409268 

BW Util Bottlenecks: 
RCDc_limit = 634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410335 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000825897
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410322 n_act=38 n_pre=23 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007796
n_activity=2226 dram_eff=0.1438
bk0: 21a 410363i bk1: 23a 410290i bk2: 4a 410319i bk3: 1a 410436i bk4: 1a 410432i bk5: 3a 410360i bk6: 2a 410397i bk7: 2a 410399i bk8: 0a 410465i bk9: 3a 410405i bk10: 2a 410404i bk11: 2a 410403i bk12: 10a 410153i bk13: 1a 410427i bk14: 2a 410400i bk15: 3a 410401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256963
Bank_Level_Parallism_Col = 1.144168
Bank_Level_Parallism_Ready = 1.024691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131062 

BW Util details:
bwutil = 0.000780 
total_CMD = 410463 
util_bw = 320 
Wasted_Col = 607 
Wasted_Row = 316 
Idle = 409220 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410322 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 80 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000344 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000674848
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410323 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007894
n_activity=2156 dram_eff=0.1503
bk0: 22a 410323i bk1: 24a 410340i bk2: 2a 410368i bk3: 1a 410437i bk4: 2a 410403i bk5: 1a 410446i bk6: 3a 410405i bk7: 4a 410325i bk8: 5a 410259i bk9: 4a 410317i bk10: 3a 410396i bk11: 3a 410362i bk12: 2a 410397i bk13: 2a 410399i bk14: 1a 410440i bk15: 2a 410399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237317
Bank_Level_Parallism_Col = 1.137107
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.000789 
total_CMD = 410463 
util_bw = 324 
Wasted_Col = 630 
Wasted_Row = 331 
Idle = 409178 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410323 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000341 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.007143 
queue_avg = 0.000638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000638304
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=410463 n_nop=410337 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007699
n_activity=1970 dram_eff=0.1604
bk0: 24a 410343i bk1: 25a 410354i bk2: 2a 410394i bk3: 2a 410392i bk4: 3a 410397i bk5: 1a 410444i bk6: 4a 410360i bk7: 2a 410405i bk8: 2a 410385i bk9: 4a 410320i bk10: 1a 410438i bk11: 2a 410437i bk12: 3a 410358i bk13: 2a 410395i bk14: 0a 410459i bk15: 2a 410404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208633
Bank_Level_Parallism_Col = 1.071932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071932 

BW Util details:
bwutil = 0.000770 
total_CMD = 410463 
util_bw = 316 
Wasted_Col = 562 
Wasted_Row = 226 
Idle = 409359 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410463 
n_nop = 410337 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.015873 
queue_avg = 0.000538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000538416

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2245, Miss = 75, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 2252, Miss = 77, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 2156, Miss = 80, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 2130, Miss = 78, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 2158, Miss = 84, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 2262, Miss = 85, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 2250, Miss = 79, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 2282, Miss = 88, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 2163, Miss = 73, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 2223, Miss = 81, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 2209, Miss = 81, Miss_rate = 0.037, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 2136, Miss = 80, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 2039, Miss = 71, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 2047, Miss = 73, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 2066, Miss = 76, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 2101, Miss = 83, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 2098, Miss = 41, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1915, Miss = 39, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1988, Miss = 54, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2098, Miss = 41, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 2159, Miss = 45, Miss_rate = 0.021, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1995, Miss = 36, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 2180, Miss = 46, Miss_rate = 0.021, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 2174, Miss = 49, Miss_rate = 0.023, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1878, Miss = 35, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1923, Miss = 41, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1909, Miss = 43, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1995, Miss = 39, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1922, Miss = 41, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2030, Miss = 41, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 2027, Miss = 40, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 2044, Miss = 41, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 67054
L2_total_cache_misses = 1936
L2_total_cache_miss_rate = 0.0289
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4897
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4320
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 56997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5449
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4752
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=67054
icnt_total_pkts_simt_to_mem=63598
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 63598
Req_Network_cycles = 223410
Req_Network_injected_packets_per_cycle =       0.2847 
Req_Network_conflicts_per_cycle =       0.0010
Req_Network_conflicts_per_cycle_util =       0.0058
Req_Bank_Level_Parallism =       1.6283
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0006
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 67054
Reply_Network_cycles = 223410
Reply_Network_injected_packets_per_cycle =        0.3001
Reply_Network_conflicts_per_cycle =        0.4836
Reply_Network_conflicts_per_cycle_util =       2.5476
Reply_Bank_Level_Parallism =       1.5812
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0189
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0088
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 11 sec (71 sec)
gpgpu_simulation_rate = 34883 (inst/sec)
gpgpu_simulation_rate = 3146 (cycle/sec)
gpgpu_silicon_slowdown = 605530x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-17.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 17
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-17.traceg
GPGPU-Sim uArch: Shader 32 bind to kernel 17 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 17 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
