{
  "module_name": "svga_reg.h",
  "hash_id": "e48d23182bab41ac45e1301e083c2ee50dae10822ca6720b1a740d17cfe32f90",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/vmwgfx/device_include/svga_reg.h",
  "human_readable_source": " \n \n\n \n\n\n\n#ifndef _SVGA_REG_H_\n#define _SVGA_REG_H_\n\n#include \"vm_basic_types.h\"\n\ntypedef enum {\n\tSVGA_REG_ENABLE_DISABLE = 0,\n\tSVGA_REG_ENABLE_ENABLE = (1 << 0),\n\tSVGA_REG_ENABLE_HIDE = (1 << 1),\n} SvgaRegEnable;\n\ntypedef uint32 SVGAMobId;\n\n#define SVGA_MAX_WIDTH 2560\n#define SVGA_MAX_HEIGHT 1600\n\n#define SVGA_MAX_BITS_PER_PIXEL 32\n#define SVGA_MAX_DEPTH 24\n#define SVGA_MAX_DISPLAYS 10\n#define SVGA_MAX_SCREEN_SIZE 8192\n#define SVGA_SCREEN_ROOT_LIMIT (SVGA_MAX_SCREEN_SIZE * SVGA_MAX_DISPLAYS)\n\n#define SVGA_CURSOR_ON_HIDE 0x0\n#define SVGA_CURSOR_ON_SHOW 0x1\n\n#define SVGA_CURSOR_ON_REMOVE_FROM_FB 0x2\n\n#define SVGA_CURSOR_ON_RESTORE_TO_FB 0x3\n\n#define SVGA_FB_MAX_TRACEABLE_SIZE 0x1000000\n\n#define SVGA_MAX_PSEUDOCOLOR_DEPTH 8\n#define SVGA_MAX_PSEUDOCOLORS (1 << SVGA_MAX_PSEUDOCOLOR_DEPTH)\n#define SVGA_NUM_PALETTE_REGS (3 * SVGA_MAX_PSEUDOCOLORS)\n\n#define SVGA_MAGIC 0x900000UL\n#define SVGA_MAKE_ID(ver) (SVGA_MAGIC << 8 | (ver))\n\n#define SVGA_VERSION_3 3\n#define SVGA_ID_3 SVGA_MAKE_ID(SVGA_VERSION_3)\n\n#define SVGA_VERSION_2 2\n#define SVGA_ID_2 SVGA_MAKE_ID(SVGA_VERSION_2)\n\n#define SVGA_VERSION_1 1\n#define SVGA_ID_1 SVGA_MAKE_ID(SVGA_VERSION_1)\n\n#define SVGA_VERSION_0 0\n#define SVGA_ID_0 SVGA_MAKE_ID(SVGA_VERSION_0)\n\n#define SVGA_ID_INVALID 0xFFFFFFFF\n\n#define SVGA_INDEX_PORT 0x0\n#define SVGA_VALUE_PORT 0x1\n#define SVGA_BIOS_PORT 0x2\n#define SVGA_IRQSTATUS_PORT 0x8\n\n#define SVGA_IRQFLAG_ANY_FENCE (1 << 0)\n#define SVGA_IRQFLAG_FIFO_PROGRESS (1 << 1)\n#define SVGA_IRQFLAG_FENCE_GOAL (1 << 2)\n#define SVGA_IRQFLAG_COMMAND_BUFFER (1 << 3)\n#define SVGA_IRQFLAG_ERROR (1 << 4)\n#define SVGA_IRQFLAG_REG_FENCE_GOAL (1 << 5)\n#define SVGA_IRQFLAG_MAX (1 << 6)\n\n#define SVGA_MAX_CURSOR_CMD_BYTES (40 * 1024)\n#define SVGA_MAX_CURSOR_CMD_DIMENSION 1024\n\nenum {\n\tSVGA_REG_ID = 0,\n\tSVGA_REG_ENABLE = 1,\n\tSVGA_REG_WIDTH = 2,\n\tSVGA_REG_HEIGHT = 3,\n\tSVGA_REG_MAX_WIDTH = 4,\n\tSVGA_REG_MAX_HEIGHT = 5,\n\tSVGA_REG_DEPTH = 6,\n\tSVGA_REG_BITS_PER_PIXEL = 7,\n\tSVGA_REG_PSEUDOCOLOR = 8,\n\tSVGA_REG_RED_MASK = 9,\n\tSVGA_REG_GREEN_MASK = 10,\n\tSVGA_REG_BLUE_MASK = 11,\n\tSVGA_REG_BYTES_PER_LINE = 12,\n\tSVGA_REG_FB_START = 13,\n\tSVGA_REG_FB_OFFSET = 14,\n\tSVGA_REG_VRAM_SIZE = 15,\n\tSVGA_REG_FB_SIZE = 16,\n\n\tSVGA_REG_ID_0_TOP = 17,\n\n\tSVGA_REG_CAPABILITIES = 17,\n\tSVGA_REG_MEM_START = 18,\n\tSVGA_REG_MEM_SIZE = 19,\n\tSVGA_REG_CONFIG_DONE = 20,\n\tSVGA_REG_SYNC = 21,\n\tSVGA_REG_BUSY = 22,\n\tSVGA_REG_GUEST_ID = 23,\n\tSVGA_REG_DEAD = 24,\n\tSVGA_REG_CURSOR_X = 25,\n\tSVGA_REG_CURSOR_Y = 26,\n\tSVGA_REG_CURSOR_ON = 27,\n\tSVGA_REG_HOST_BITS_PER_PIXEL = 28,\n\tSVGA_REG_SCRATCH_SIZE = 29,\n\tSVGA_REG_MEM_REGS = 30,\n\tSVGA_REG_NUM_DISPLAYS = 31,\n\tSVGA_REG_PITCHLOCK = 32,\n\tSVGA_REG_IRQMASK = 33,\n\n\tSVGA_REG_NUM_GUEST_DISPLAYS = 34,\n\tSVGA_REG_DISPLAY_ID = 35,\n\tSVGA_REG_DISPLAY_IS_PRIMARY = 36,\n\tSVGA_REG_DISPLAY_POSITION_X = 37,\n\tSVGA_REG_DISPLAY_POSITION_Y = 38,\n\tSVGA_REG_DISPLAY_WIDTH = 39,\n\tSVGA_REG_DISPLAY_HEIGHT = 40,\n\n\tSVGA_REG_GMR_ID = 41,\n\tSVGA_REG_GMR_DESCRIPTOR = 42,\n\tSVGA_REG_GMR_MAX_IDS = 43,\n\tSVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH = 44,\n\n\tSVGA_REG_TRACES = 45,\n\tSVGA_REG_GMRS_MAX_PAGES = 46,\n\tSVGA_REG_MEMORY_SIZE = 47,\n\tSVGA_REG_COMMAND_LOW = 48,\n\tSVGA_REG_COMMAND_HIGH = 49,\n\n\tSVGA_REG_MAX_PRIMARY_MEM = 50,\n\n\tSVGA_REG_SUGGESTED_GBOBJECT_MEM_SIZE_KB = 51,\n\n\tSVGA_REG_DEV_CAP = 52,\n\tSVGA_REG_CMD_PREPEND_LOW = 53,\n\tSVGA_REG_CMD_PREPEND_HIGH = 54,\n\tSVGA_REG_SCREENTARGET_MAX_WIDTH = 55,\n\tSVGA_REG_SCREENTARGET_MAX_HEIGHT = 56,\n\tSVGA_REG_MOB_MAX_SIZE = 57,\n\tSVGA_REG_BLANK_SCREEN_TARGETS = 58,\n\tSVGA_REG_CAP2 = 59,\n\tSVGA_REG_DEVEL_CAP = 60,\n\n\tSVGA_REG_GUEST_DRIVER_ID = 61,\n\tSVGA_REG_GUEST_DRIVER_VERSION1 = 62,\n\tSVGA_REG_GUEST_DRIVER_VERSION2 = 63,\n\tSVGA_REG_GUEST_DRIVER_VERSION3 = 64,\n\n\tSVGA_REG_CURSOR_MOBID = 65,\n\tSVGA_REG_CURSOR_MAX_BYTE_SIZE = 66,\n\tSVGA_REG_CURSOR_MAX_DIMENSION = 67,\n\n\tSVGA_REG_FIFO_CAPS = 68,\n\tSVGA_REG_FENCE = 69,\n\n\tSVGA_REG_CURSOR4_ON = 70,\n\tSVGA_REG_CURSOR4_X = 71,\n\tSVGA_REG_CURSOR4_Y = 72,\n\tSVGA_REG_CURSOR4_SCREEN_ID = 73,\n\tSVGA_REG_CURSOR4_SUBMIT = 74,\n\n\tSVGA_REG_SCREENDMA = 75,\n\n\tSVGA_REG_GBOBJECT_MEM_SIZE_KB = 76,\n\n\tSVGA_REG_REGS_START_HIGH32 = 77,\n\tSVGA_REG_REGS_START_LOW32 = 78,\n\tSVGA_REG_FB_START_HIGH32 = 79,\n\tSVGA_REG_FB_START_LOW32 = 80,\n\n\tSVGA_REG_MSHINT = 81,\n\n\tSVGA_REG_IRQ_STATUS = 82,\n\n\tSVGA_REG_DIRTY_TRACKING = 83,\n\tSVGA_REG_FENCE_GOAL = 84,\n\n\tSVGA_REG_TOP = 85,\n\n\tSVGA_PALETTE_BASE = 1024,\n\n\tSVGA_SCRATCH_BASE = SVGA_PALETTE_BASE + SVGA_NUM_PALETTE_REGS\n\n};\n\ntypedef enum SVGARegGuestDriverId {\n\tSVGA_REG_GUEST_DRIVER_ID_UNKNOWN = 0,\n\tSVGA_REG_GUEST_DRIVER_ID_WDDM = 1,\n\tSVGA_REG_GUEST_DRIVER_ID_LINUX = 2,\n\tSVGA_REG_GUEST_DRIVER_ID_MAX,\n\n\tSVGA_REG_GUEST_DRIVER_ID_SUBMIT = MAX_UINT32,\n} SVGARegGuestDriverId;\n\ntypedef enum SVGARegMSHint {\n\tSVGA_REG_MSHINT_DISABLED = 0,\n\tSVGA_REG_MSHINT_FULL = 1,\n\tSVGA_REG_MSHINT_RESOLVED = 2,\n} SVGARegMSHint;\n\ntypedef enum SVGARegDirtyTracking {\n\tSVGA_REG_DIRTY_TRACKING_PER_IMAGE = 0,\n\tSVGA_REG_DIRTY_TRACKING_PER_SURFACE = 1,\n} SVGARegDirtyTracking;\n\n#define SVGA_GMR_NULL ((uint32)-1)\n#define SVGA_GMR_FRAMEBUFFER ((uint32)-2)\n\n#pragma pack(push, 1)\ntypedef struct SVGAGuestMemDescriptor {\n\tuint32 ppn;\n\tuint32 numPages;\n} SVGAGuestMemDescriptor;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGAGuestPtr {\n\tuint32 gmrId;\n\tuint32 offset;\n} SVGAGuestPtr;\n#pragma pack(pop)\n\n#define SVGA_CB_MAX_SIZE_DEFAULT (KBYTES_2_BYTES(512))\n#define SVGA_CB_MAX_SIZE_4MB (MBYTES_2_BYTES(4))\n#define SVGA_CB_MAX_SIZE SVGA_CB_MAX_SIZE_4MB\n#define SVGA_CB_MAX_QUEUED_PER_CONTEXT 32\n#define SVGA_CB_MAX_COMMAND_SIZE (32 * 1024)\n\n#define SVGA_CB_CONTEXT_MASK 0x3f\ntypedef enum {\n\tSVGA_CB_CONTEXT_DEVICE = 0x3f,\n\tSVGA_CB_CONTEXT_0 = 0x0,\n\tSVGA_CB_CONTEXT_1 = 0x1,\n\tSVGA_CB_CONTEXT_MAX = 0x2,\n} SVGACBContext;\n\ntypedef enum {\n\n\tSVGA_CB_STATUS_NONE = 0,\n\n\tSVGA_CB_STATUS_COMPLETED = 1,\n\n\tSVGA_CB_STATUS_QUEUE_FULL = 2,\n\n\tSVGA_CB_STATUS_COMMAND_ERROR = 3,\n\n\tSVGA_CB_STATUS_CB_HEADER_ERROR = 4,\n\n\tSVGA_CB_STATUS_PREEMPTED = 5,\n\n\tSVGA_CB_STATUS_SUBMISSION_ERROR = 6,\n\n\tSVGA_CB_STATUS_PARTIAL_COMPLETE = 7,\n} SVGACBStatus;\n\ntypedef enum {\n\tSVGA_CB_FLAG_NONE = 0,\n\tSVGA_CB_FLAG_NO_IRQ = 1 << 0,\n\tSVGA_CB_FLAG_DX_CONTEXT = 1 << 1,\n\tSVGA_CB_FLAG_MOB = 1 << 2,\n} SVGACBFlags;\n\n#pragma pack(push, 1)\ntypedef struct {\n\tvolatile SVGACBStatus status;\n\tvolatile uint32 errorOffset;\n\tuint64 id;\n\tSVGACBFlags flags;\n\tuint32 length;\n\tunion {\n\t\tPA pa;\n\t\tstruct {\n\t\t\tSVGAMobId mobid;\n\t\t\tuint32 mobOffset;\n\t\t} mob;\n\t} ptr;\n\tuint32 offset;\n\tuint32 dxContext;\n\tuint32 mustBeZero[6];\n} SVGACBHeader;\n#pragma pack(pop)\n\ntypedef enum {\n\tSVGA_DC_CMD_NOP = 0,\n\tSVGA_DC_CMD_START_STOP_CONTEXT = 1,\n\tSVGA_DC_CMD_PREEMPT = 2,\n\tSVGA_DC_CMD_START_QUEUE = 3,\n\tSVGA_DC_CMD_ASYNC_STOP_QUEUE = 4,\n\tSVGA_DC_CMD_EMPTY_CONTEXT_QUEUE = 5,\n\tSVGA_DC_CMD_MAX = 6\n} SVGADeviceContextCmdId;\n\ntypedef struct SVGADCCmdStartStop {\n\tuint32 enable;\n\tSVGACBContext context;\n} SVGADCCmdStartStop;\n\ntypedef struct SVGADCCmdPreempt {\n\tSVGACBContext context;\n\tuint32 ignoreIDZero;\n} SVGADCCmdPreempt;\n\ntypedef struct SVGADCCmdStartQueue {\n\tSVGACBContext context;\n} SVGADCCmdStartQueue;\n\ntypedef struct SVGADCCmdAsyncStopQueue {\n\tSVGACBContext context;\n} SVGADCCmdAsyncStopQueue;\n\ntypedef struct SVGADCCmdEmptyQueue {\n\tSVGACBContext context;\n} SVGADCCmdEmptyQueue;\n\ntypedef struct SVGAGMRImageFormat {\n\tunion {\n\t\tstruct {\n\t\t\tuint32 bitsPerPixel : 8;\n\t\t\tuint32 colorDepth : 8;\n\t\t\tuint32 reserved : 16;\n\t\t};\n\n\t\tuint32 value;\n\t};\n} SVGAGMRImageFormat;\n\n#pragma pack(push, 1)\ntypedef struct SVGAGuestImage {\n\tSVGAGuestPtr ptr;\n\n\tuint32 pitch;\n} SVGAGuestImage;\n#pragma pack(pop)\n\ntypedef struct SVGAColorBGRX {\n\tunion {\n\t\tstruct {\n\t\t\tuint32 b : 8;\n\t\t\tuint32 g : 8;\n\t\t\tuint32 r : 8;\n\t\t\tuint32 x : 8;\n\t\t};\n\n\t\tuint32 value;\n\t};\n} SVGAColorBGRX;\n\n#pragma pack(push, 1)\ntypedef struct {\n\tint32 left;\n\tint32 top;\n\tint32 right;\n\tint32 bottom;\n} SVGASignedRect;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tint32 x;\n\tint32 y;\n} SVGASignedPoint;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 x;\n\tuint32 y;\n} SVGAUnsignedPoint;\n#pragma pack(pop)\n\n#define SVGA_CAP_NONE 0x00000000\n#define SVGA_CAP_RECT_COPY 0x00000002\n#define SVGA_CAP_CURSOR 0x00000020\n#define SVGA_CAP_CURSOR_BYPASS 0x00000040\n#define SVGA_CAP_CURSOR_BYPASS_2 0x00000080\n#define SVGA_CAP_8BIT_EMULATION 0x00000100\n#define SVGA_CAP_ALPHA_CURSOR 0x00000200\n#define SVGA_CAP_3D 0x00004000\n#define SVGA_CAP_EXTENDED_FIFO 0x00008000\n#define SVGA_CAP_MULTIMON 0x00010000\n#define SVGA_CAP_PITCHLOCK 0x00020000\n#define SVGA_CAP_IRQMASK 0x00040000\n#define SVGA_CAP_DISPLAY_TOPOLOGY 0x00080000\n#define SVGA_CAP_GMR 0x00100000\n#define SVGA_CAP_TRACES 0x00200000\n#define SVGA_CAP_GMR2 0x00400000\n#define SVGA_CAP_SCREEN_OBJECT_2 0x00800000\n#define SVGA_CAP_COMMAND_BUFFERS 0x01000000\n#define SVGA_CAP_DEAD1 0x02000000\n#define SVGA_CAP_CMD_BUFFERS_2 0x04000000\n#define SVGA_CAP_GBOBJECTS 0x08000000\n#define SVGA_CAP_DX 0x10000000\n#define SVGA_CAP_HP_CMD_QUEUE 0x20000000\n#define SVGA_CAP_NO_BB_RESTRICTION 0x40000000\n#define SVGA_CAP_CAP2_REGISTER 0x80000000\n\n#define SVGA_CAP2_NONE 0x00000000\n#define SVGA_CAP2_GROW_OTABLE 0x00000001\n#define SVGA_CAP2_INTRA_SURFACE_COPY 0x00000002\n#define SVGA_CAP2_DX2 0x00000004\n#define SVGA_CAP2_GB_MEMSIZE_2 0x00000008\n#define SVGA_CAP2_SCREENDMA_REG 0x00000010\n#define SVGA_CAP2_OTABLE_PTDEPTH_2 0x00000020\n#define SVGA_CAP2_NON_MS_TO_MS_STRETCHBLT 0x00000040\n#define SVGA_CAP2_CURSOR_MOB 0x00000080\n#define SVGA_CAP2_MSHINT 0x00000100\n#define SVGA_CAP2_CB_MAX_SIZE_4MB 0x00000200\n#define SVGA_CAP2_DX3 0x00000400\n#define SVGA_CAP2_FRAME_TYPE 0x00000800\n#define SVGA_CAP2_COTABLE_COPY 0x00001000\n#define SVGA_CAP2_TRACE_FULL_FB 0x00002000\n#define SVGA_CAP2_EXTRA_REGS 0x00004000\n#define SVGA_CAP2_LO_STAGING 0x00008000\n#define SVGA_CAP2_VIDEO_BLT 0x00010000\n#define SVGA_CAP2_RESERVED 0x80000000\n\ntypedef enum {\n\tSVGABackdoorCapDeviceCaps = 0,\n\tSVGABackdoorCapFifoCaps = 1,\n\tSVGABackdoorCap3dHWVersion = 2,\n\tSVGABackdoorCapDeviceCaps2 = 3,\n\tSVGABackdoorCapDevelCaps = 4,\n\tSVGABackdoorCapDevCaps = 5,\n\tSVGABackdoorDevelRenderer = 6,\n\tSVGABackdoorDevelUsingISB = 7,\n\tSVGABackdoorCapMax = 8,\n} SVGABackdoorCapType;\n\nenum {\n\n\tSVGA_FIFO_MIN = 0,\n\tSVGA_FIFO_MAX,\n\tSVGA_FIFO_NEXT_CMD,\n\tSVGA_FIFO_STOP,\n\n\tSVGA_FIFO_CAPABILITIES = 4,\n\tSVGA_FIFO_FLAGS,\n\n\tSVGA_FIFO_FENCE,\n\n\tSVGA_FIFO_3D_HWVERSION,\n\n\tSVGA_FIFO_PITCHLOCK,\n\n\tSVGA_FIFO_CURSOR_ON,\n\tSVGA_FIFO_CURSOR_X,\n\tSVGA_FIFO_CURSOR_Y,\n\tSVGA_FIFO_CURSOR_COUNT,\n\tSVGA_FIFO_CURSOR_LAST_UPDATED,\n\n\tSVGA_FIFO_RESERVED,\n\n\tSVGA_FIFO_CURSOR_SCREEN_ID,\n\n\tSVGA_FIFO_DEAD,\n\n\tSVGA_FIFO_3D_HWVERSION_REVISED,\n\n\tSVGA_FIFO_3D_CAPS = 32,\n\tSVGA_FIFO_3D_CAPS_LAST = 32 + 255,\n\n\tSVGA_FIFO_GUEST_3D_HWVERSION,\n\tSVGA_FIFO_FENCE_GOAL,\n\tSVGA_FIFO_BUSY,\n\n\tSVGA_FIFO_NUM_REGS\n};\n\n#define SVGA_FIFO_3D_CAPS_SIZE (SVGA_FIFO_3D_CAPS_LAST - SVGA_FIFO_3D_CAPS + 1)\n\n#define SVGA3D_FIFO_CAPS_RECORD_DEVCAPS 0x100\ntypedef uint32 SVGA3dFifoCapsRecordType;\n\ntypedef uint32 SVGA3dFifoCapPair[2];\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dFifoCapsRecordHeader {\n\tuint32 length;\n\tSVGA3dFifoCapsRecordType type;\n\n} SVGA3dFifoCapsRecordHeader;\n#pragma pack(pop)\n\n#define SVGA_FIFO_EXTENDED_MANDATORY_REGS (SVGA_FIFO_3D_CAPS_LAST + 1)\n\n#define SVGA_FIFO_CAP_NONE 0\n#define SVGA_FIFO_CAP_FENCE (1 << 0)\n#define SVGA_FIFO_CAP_ACCELFRONT (1 << 1)\n#define SVGA_FIFO_CAP_PITCHLOCK (1 << 2)\n#define SVGA_FIFO_CAP_VIDEO (1 << 3)\n#define SVGA_FIFO_CAP_CURSOR_BYPASS_3 (1 << 4)\n#define SVGA_FIFO_CAP_ESCAPE (1 << 5)\n#define SVGA_FIFO_CAP_RESERVE (1 << 6)\n#define SVGA_FIFO_CAP_SCREEN_OBJECT (1 << 7)\n#define SVGA_FIFO_CAP_GMR2 (1 << 8)\n#define SVGA_FIFO_CAP_3D_HWVERSION_REVISED SVGA_FIFO_CAP_GMR2\n#define SVGA_FIFO_CAP_SCREEN_OBJECT_2 (1 << 9)\n#define SVGA_FIFO_CAP_DEAD (1 << 10)\n\n#define SVGA_FIFO_FLAG_NONE 0\n#define SVGA_FIFO_FLAG_ACCELFRONT (1 << 0)\n#define SVGA_FIFO_FLAG_RESERVED (1 << 31)\n\n#define SVGA_FIFO_RESERVED_UNKNOWN 0xffffffff\n\n#define SVGA_SCREENDMA_REG_UNDEFINED 0\n#define SVGA_SCREENDMA_REG_NOT_PRESENT 1\n#define SVGA_SCREENDMA_REG_PRESENT 2\n#define SVGA_SCREENDMA_REG_MAX 3\n\n#define SVGA_NUM_OVERLAY_UNITS 32\n\n#define SVGA_VIDEO_FLAG_COLORKEY 0x0001\n\nenum {\n\tSVGA_VIDEO_ENABLED = 0,\n\tSVGA_VIDEO_FLAGS,\n\tSVGA_VIDEO_DATA_OFFSET,\n\tSVGA_VIDEO_FORMAT,\n\tSVGA_VIDEO_COLORKEY,\n\tSVGA_VIDEO_SIZE,\n\tSVGA_VIDEO_WIDTH,\n\tSVGA_VIDEO_HEIGHT,\n\tSVGA_VIDEO_SRC_X,\n\tSVGA_VIDEO_SRC_Y,\n\tSVGA_VIDEO_SRC_WIDTH,\n\tSVGA_VIDEO_SRC_HEIGHT,\n\tSVGA_VIDEO_DST_X,\n\tSVGA_VIDEO_DST_Y,\n\tSVGA_VIDEO_DST_WIDTH,\n\tSVGA_VIDEO_DST_HEIGHT,\n\tSVGA_VIDEO_PITCH_1,\n\tSVGA_VIDEO_PITCH_2,\n\tSVGA_VIDEO_PITCH_3,\n\tSVGA_VIDEO_DATA_GMRID,\n\tSVGA_VIDEO_DST_SCREEN_ID,\n\tSVGA_VIDEO_NUM_REGS\n};\n\n#pragma pack(push, 1)\ntypedef struct SVGAOverlayUnit {\n\tuint32 enabled;\n\tuint32 flags;\n\tuint32 dataOffset;\n\tuint32 format;\n\tuint32 colorKey;\n\tuint32 size;\n\tuint32 width;\n\tuint32 height;\n\tuint32 srcX;\n\tuint32 srcY;\n\tuint32 srcWidth;\n\tuint32 srcHeight;\n\tint32 dstX;\n\tint32 dstY;\n\tuint32 dstWidth;\n\tuint32 dstHeight;\n\tuint32 pitches[3];\n\tuint32 dataGMRId;\n\tuint32 dstScreenId;\n} SVGAOverlayUnit;\n#pragma pack(pop)\n\n#define SVGA_INVALID_DISPLAY_ID ((uint32)-1)\n\ntypedef struct SVGADisplayTopology {\n\tuint16 displayId;\n\tuint16 isPrimary;\n\tuint32 width;\n\tuint32 height;\n\tuint32 positionX;\n\tuint32 positionY;\n} SVGADisplayTopology;\n\n#define SVGA_SCREEN_MUST_BE_SET (1 << 0)\n#define SVGA_SCREEN_HAS_ROOT SVGA_SCREEN_MUST_BE_SET\n#define SVGA_SCREEN_IS_PRIMARY (1 << 1)\n#define SVGA_SCREEN_FULLSCREEN_HINT (1 << 2)\n\n#define SVGA_SCREEN_DEACTIVATE (1 << 3)\n\n#define SVGA_SCREEN_BLANKING (1 << 4)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 structSize;\n\tuint32 id;\n\tuint32 flags;\n\tstruct {\n\t\tuint32 width;\n\t\tuint32 height;\n\t} size;\n\tstruct {\n\t\tint32 x;\n\t\tint32 y;\n\t} root;\n\n\tSVGAGuestImage backingStore;\n\n\tuint32 cloneCount;\n} SVGAScreenObject;\n#pragma pack(pop)\n\ntypedef enum {\n\tSVGA_CMD_INVALID_CMD = 0,\n\tSVGA_CMD_UPDATE = 1,\n\tSVGA_CMD_RECT_COPY = 3,\n\tSVGA_CMD_RECT_ROP_COPY = 14,\n\tSVGA_CMD_DEFINE_CURSOR = 19,\n\tSVGA_CMD_DEFINE_ALPHA_CURSOR = 22,\n\tSVGA_CMD_UPDATE_VERBOSE = 25,\n\tSVGA_CMD_FRONT_ROP_FILL = 29,\n\tSVGA_CMD_FENCE = 30,\n\tSVGA_CMD_ESCAPE = 33,\n\tSVGA_CMD_DEFINE_SCREEN = 34,\n\tSVGA_CMD_DESTROY_SCREEN = 35,\n\tSVGA_CMD_DEFINE_GMRFB = 36,\n\tSVGA_CMD_BLIT_GMRFB_TO_SCREEN = 37,\n\tSVGA_CMD_BLIT_SCREEN_TO_GMRFB = 38,\n\tSVGA_CMD_ANNOTATION_FILL = 39,\n\tSVGA_CMD_ANNOTATION_COPY = 40,\n\tSVGA_CMD_DEFINE_GMR2 = 41,\n\tSVGA_CMD_REMAP_GMR2 = 42,\n\tSVGA_CMD_DEAD = 43,\n\tSVGA_CMD_DEAD_2 = 44,\n\tSVGA_CMD_NOP = 45,\n\tSVGA_CMD_NOP_ERROR = 46,\n\tSVGA_CMD_MAX\n} SVGAFifoCmdId;\n\n#define SVGA_CMD_MAX_DATASIZE (256 * 1024)\n#define SVGA_CMD_MAX_ARGS 64\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 x;\n\tuint32 y;\n\tuint32 width;\n\tuint32 height;\n} SVGAFifoCmdUpdate;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 srcX;\n\tuint32 srcY;\n\tuint32 destX;\n\tuint32 destY;\n\tuint32 width;\n\tuint32 height;\n} SVGAFifoCmdRectCopy;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 srcX;\n\tuint32 srcY;\n\tuint32 destX;\n\tuint32 destY;\n\tuint32 width;\n\tuint32 height;\n\tuint32 rop;\n} SVGAFifoCmdRectRopCopy;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 id;\n\tuint32 hotspotX;\n\tuint32 hotspotY;\n\tuint32 width;\n\tuint32 height;\n\tuint32 andMaskDepth;\n\tuint32 xorMaskDepth;\n\n} SVGAFifoCmdDefineCursor;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 id;\n\tuint32 hotspotX;\n\tuint32 hotspotY;\n\tuint32 width;\n\tuint32 height;\n\n} SVGAFifoCmdDefineAlphaCursor;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 hotspotX;\n\tuint32 hotspotY;\n\tuint32 width;\n\tuint32 height;\n\tuint32 andMaskDepth;\n\tuint32 xorMaskDepth;\n\n} SVGAGBColorCursorHeader;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 hotspotX;\n\tuint32 hotspotY;\n\tuint32 width;\n\tuint32 height;\n\n} SVGAGBAlphaCursorHeader;\n#pragma pack(pop)\n\ntypedef enum {\n\tSVGA_COLOR_CURSOR = 0,\n\tSVGA_ALPHA_CURSOR = 1,\n} SVGAGBCursorType;\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGAGBCursorType type;\n\tunion {\n\t\tSVGAGBColorCursorHeader colorHeader;\n\t\tSVGAGBAlphaCursorHeader alphaHeader;\n\t} header;\n\tuint32 sizeInBytes;\n\n} SVGAGBCursorHeader;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 x;\n\tuint32 y;\n\tuint32 width;\n\tuint32 height;\n\tuint32 reason;\n} SVGAFifoCmdUpdateVerbose;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 color;\n\tuint32 x;\n\tuint32 y;\n\tuint32 width;\n\tuint32 height;\n\tuint32 rop;\n} SVGAFifoCmdFrontRopFill;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 fence;\n} SVGAFifoCmdFence;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 nsid;\n\tuint32 size;\n\n} SVGAFifoCmdEscape;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGAScreenObject screen;\n} SVGAFifoCmdDefineScreen;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 screenId;\n} SVGAFifoCmdDestroyScreen;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGAGuestPtr ptr;\n\tuint32 bytesPerLine;\n\tSVGAGMRImageFormat format;\n} SVGAFifoCmdDefineGMRFB;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGASignedPoint srcOrigin;\n\tSVGASignedRect destRect;\n\tuint32 destScreenId;\n} SVGAFifoCmdBlitGMRFBToScreen;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGASignedPoint destOrigin;\n\tSVGASignedRect srcRect;\n\tuint32 srcScreenId;\n} SVGAFifoCmdBlitScreenToGMRFB;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGAColorBGRX color;\n} SVGAFifoCmdAnnotationFill;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGASignedPoint srcOrigin;\n\tuint32 srcScreenId;\n} SVGAFifoCmdAnnotationCopy;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 gmrId;\n\tuint32 numPages;\n} SVGAFifoCmdDefineGMR2;\n#pragma pack(pop)\n\ntypedef enum {\n\tSVGA_REMAP_GMR2_PPN32 = 0,\n\tSVGA_REMAP_GMR2_VIA_GMR = (1 << 0),\n\tSVGA_REMAP_GMR2_PPN64 = (1 << 1),\n\tSVGA_REMAP_GMR2_SINGLE_PPN = (1 << 2),\n} SVGARemapGMR2Flags;\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 gmrId;\n\tSVGARemapGMR2Flags flags;\n\tuint32 offsetPages;\n\tuint32 numPages;\n\n} SVGAFifoCmdRemapGMR2;\n#pragma pack(pop)\n\n#define SVGA_VRAM_MIN_SIZE (4 * 640 * 480)\n#define SVGA_VRAM_MIN_SIZE_3D (16 * 1024 * 1024)\n#define SVGA_VRAM_MAX_SIZE (128 * 1024 * 1024)\n#define SVGA_MEMORY_SIZE_MAX (1024 * 1024 * 1024)\n#define SVGA_FIFO_SIZE_MAX (2 * 1024 * 1024)\n#define SVGA_GRAPHICS_MEMORY_KB_MIN (32 * 1024)\n#define SVGA_GRAPHICS_MEMORY_KB_MAX_2GB (2 * 1024 * 1024)\n#define SVGA_GRAPHICS_MEMORY_KB_MAX_3GB (3 * 1024 * 1024)\n#define SVGA_GRAPHICS_MEMORY_KB_MAX_4GB (4 * 1024 * 1024)\n#define SVGA_GRAPHICS_MEMORY_KB_MAX_8GB (8 * 1024 * 1024)\n#define SVGA_GRAPHICS_MEMORY_KB_DEFAULT (256 * 1024)\n\n#define SVGA_VRAM_SIZE_W2K (64 * 1024 * 1024)\n\n#if defined(VMX86_SERVER)\n#define SVGA_VRAM_SIZE (4 * 1024 * 1024)\n#define SVGA_VRAM_SIZE_3D (64 * 1024 * 1024)\n#define SVGA_FIFO_SIZE (256 * 1024)\n#define SVGA_FIFO_SIZE_3D (516 * 1024)\n#define SVGA_MEMORY_SIZE_DEFAULT (160 * 1024 * 1024)\n#define SVGA_AUTODETECT_DEFAULT FALSE\n#else\n#define SVGA_VRAM_SIZE (16 * 1024 * 1024)\n#define SVGA_VRAM_SIZE_3D SVGA_VRAM_MAX_SIZE\n#define SVGA_FIFO_SIZE (2 * 1024 * 1024)\n#define SVGA_FIFO_SIZE_3D SVGA_FIFO_SIZE\n#define SVGA_MEMORY_SIZE_DEFAULT (768 * 1024 * 1024)\n#define SVGA_AUTODETECT_DEFAULT TRUE\n#endif\n\n#define SVGA_FIFO_SIZE_GBOBJECTS (256 * 1024)\n#define SVGA_VRAM_SIZE_GBOBJECTS (4 * 1024 * 1024)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}