{
  "questions": [
    {
      "question": "What is the primary purpose of a cache memory in a computer system?",
      "options": [
        "To permanently store operating system files.",
        "To provide a small, fast memory buffer between the CPU and main memory.",
        "To manage virtual memory addresses.",
        "To execute arithmetic and logic operations.",
        "To serve as the primary storage for user data."
      ],
      "correct": 1
    },
    {
      "question": "In the digital IC design flow, which step is primarily responsible for transforming a Register-Transfer Level (RTL) description into an optimized gate-level netlist using a technology-specific standard cell library?",
      "options": [
        "Physical Verification",
        "Floorplanning",
        "Logic Synthesis",
        "Placement and Routing",
        "Power Analysis"
      ],
      "correct": 2
    },
    {
      "question": "In large-scale multiprocessor systems, what is the primary motivation for adopting a Non-Uniform Memory Access (NUMA) architecture?",
      "options": [
        "To ensure strict cache coherence across all processors without any performance overhead.",
        "To eliminate the need for virtual memory and simplify memory management.",
        "To allow individual processors to access their local memory banks with lower latency and higher bandwidth than remote memory.",
        "To enable all processors to access all memory with perfectly uniform latency and bandwidth.",
        "To reduce static power consumption by dynamically powering off unused memory modules."
      ],
      "correct": 2
    },
    {
      "question": "In synchronous digital circuit timing analysis, what is the 'critical path'?",
      "options": [
        "The shortest path through the combinational logic that determines the minimum clock period.",
        "The path with the highest number of gates from an input to an output.",
        "The path with the longest propagation delay from a sequential element's output to another sequential element's input, or from an input to an output.",
        "The path that consumes the most dynamic power during operation.",
        "The path connecting the clock input to all flip-flops in the design."
      ],
      "correct": 2
    },
    {
      "question": "In the context of Application-Specific Integrated Circuit (ASIC) design, what is a \"standard cell\"?",
      "options": [
        "A proprietary CPU core designed by the chip manufacturer.",
        "A basic pre-designed and pre-characterized logic gate (e.g., AND, OR, flip-flop) with fixed height, available in a technology library.",
        "A dedicated memory block, such as an SRAM or DRAM macro.",
        "A custom-designed analog circuit block for high-performance applications.",
        "A reconfigurable logic block used in Field-Programmable Gate Arrays (FPGAs)."
      ],
      "correct": 1
    }
  ]
}