// Seed: 2380291046
module module_0 #(
    parameter id_1 = 32'd21,
    parameter id_3 = 32'd4,
    parameter id_5 = 32'd39,
    parameter id_9 = 32'd11
) (
    output _id_1,
    input id_2,
    input _id_3,
    output logic id_4,
    input _id_5,
    output id_6,
    input id_7,
    input reg id_8,
    input logic _id_9,
    input logic id_10,
    input id_11
);
  logic id_12;
  always @(posedge id_4) id_8 <= #1 id_8[id_9];
  logic id_13 (id_6);
  assign id_12 = 1'b0;
  logic id_14;
  type_25(
      1 <= (1), id_12, 1, 1'b0 && ""
  );
  logic id_15;
  type_27(
      1'b0 && ""
  );
  logic [1  &&  id_3] id_16;
  function id_17;
    input id_18 = id_6;
    id_3 <= id_17;
  endfunction
  assign id_6 = id_5;
  assign id_11[id_1&1][id_5] = 1;
endmodule
