<<<<<<< HEAD
<<<<<<< HEAD
#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021e1c296860 .scope module, "SPI_Master_TB" "SPI_Master_TB" 2 14;
 .timescale -9 -11;
v0000021e1c2eeca0_0 .net "SPI_CSN", 0 0, L_0000021e1c294970;  1 drivers
v0000021e1c2ee020_0 .net "SPI_MISO", 0 0, v0000021e1c2eea20_0;  1 drivers
v0000021e1c2ed9e0_0 .net "SPI_MOSI", 0 0, L_0000021e1c2fa960;  1 drivers
v0000021e1c2ee200_0 .net "SPI_SCLK", 0 0, L_0000021e1c294c10;  1 drivers
v0000021e1c2ee520_0 .net "rd_en", 0 0, v0000021e1c2ed6c0_0;  1 drivers
v0000021e1c2eed40_0 .net "rd_finish", 0 0, L_0000021e1c295770;  1 drivers
v0000021e1c2ee700_0 .net "rst_n", 0 0, v0000021e1c2ed300_0;  1 drivers
v0000021e1c2ee0c0_0 .net "rx_rd_data", 0 0, L_0000021e1c2f94c0;  1 drivers
v0000021e1c2eee80_0 .net "sclk", 0 0, v0000021e1c2ed8a0_0;  1 drivers
v0000021e1c2edc60_0 .net "sclk_divider", 7 0, v0000021e1c2ed940_0;  1 drivers
v0000021e1c2ee160_0 .net "tx_wr_data", 7 0, v0000021e1c2ee7a0_0;  1 drivers
v0000021e1c2ed620_0 .net "wr_en", 0 0, v0000021e1c2ed4e0_0;  1 drivers
v0000021e1c2ed760_0 .net "wr_finish", 0 0, L_0000021e1c2950e0;  1 drivers
S_0000021e1c289e20 .scope module, "u_SPI_Master" "SPI_Master" 2 42, 3 8 0, S_0000021e1c296860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "sclk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "sclk_divider";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 1 "rx_rd_data";
    .port_info 6 /INPUT 1 "SPI_MISO";
    .port_info 7 /OUTPUT 1 "wr_finish";
    .port_info 8 /OUTPUT 1 "rd_finish";
    .port_info 9 /INPUT 8 "tx_wr_data";
    .port_info 10 /OUTPUT 1 "SPI_SCLK";
    .port_info 11 /OUTPUT 1 "SPI_CSN";
    .port_info 12 /OUTPUT 1 "SPI_MOSI";
P_0000021e1c289fb0 .param/l "CSN_DISABLE" 1 3 94, C4<101>;
P_0000021e1c289fe8 .param/l "CSN_ENABLE" 1 3 89, C4<010>;
P_0000021e1c28a020 .param/l "FINISH" 1 3 95, C4<110>;
P_0000021e1c28a058 .param/l "IDLE" 1 3 88, C4<001>;
P_0000021e1c28a090 .param/l "READ_DATA" 1 3 93, C4<100>;
P_0000021e1c28a0c8 .param/l "WRITE_DATA" 1 3 92, C4<011>;
L_0000021e1c295700 .functor NOT 1, v0000021e1c28ed80_0, C4<0>, C4<0>, C4<0>;
L_0000021e1c294ba0 .functor AND 1, L_0000021e1c295700, v0000021e1c28ec40_0, C4<1>, C4<1>;
L_0000021e1c294a50 .functor NOT 1, v0000021e1c28ec40_0, C4<0>, C4<0>, C4<0>;
L_0000021e1c294f20 .functor AND 1, v0000021e1c28ed80_0, L_0000021e1c294a50, C4<1>, C4<1>;
L_0000021e1c2950e0 .functor BUFZ 1, v0000021e1c2ed080_0, C4<0>, C4<0>, C4<0>;
L_0000021e1c295770 .functor BUFZ 1, v0000021e1c28f320_0, C4<0>, C4<0>, C4<0>;
L_0000021e1c294c10 .functor BUFZ 1, v0000021e1c28ec40_0, C4<0>, C4<0>, C4<0>;
L_0000021e1c294970 .functor BUFZ 1, v0000021e1c28e4c0_0, C4<0>, C4<0>, C4<0>;
v0000021e1c28ea60_0 .net "SPI_CSN", 0 0, L_0000021e1c294970;  alias, 1 drivers
v0000021e1c28e420_0 .net "SPI_MISO", 0 0, v0000021e1c2eea20_0;  alias, 1 drivers
v0000021e1c28eec0_0 .net "SPI_MOSI", 0 0, L_0000021e1c2fa960;  alias, 1 drivers
v0000021e1c28e7e0_0 .net "SPI_SCLK", 0 0, L_0000021e1c294c10;  alias, 1 drivers
v0000021e1c28e9c0_0 .net *"_ivl_0", 0 0, L_0000021e1c295700;  1 drivers
L_0000021e1cf60088 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000021e1c28ef60_0 .net/2u *"_ivl_10", 2 0, L_0000021e1cf60088;  1 drivers
v0000021e1c28f000_0 .net *"_ivl_12", 0 0, L_0000021e1c2ee840;  1 drivers
L_0000021e1cf600d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021e1c28e920_0 .net/2u *"_ivl_14", 7 0, L_0000021e1cf600d0;  1 drivers
v0000021e1c28f0a0_0 .net *"_ivl_16", 7 0, L_0000021e1c2fab40;  1 drivers
v0000021e1c28ece0_0 .net *"_ivl_29", 0 0, L_0000021e1c2fa820;  1 drivers
v0000021e1c28f280_0 .net *"_ivl_31", 0 0, L_0000021e1c2f9740;  1 drivers
L_0000021e1cf60118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021e1c28e6a0_0 .net/2u *"_ivl_32", 0 0, L_0000021e1cf60118;  1 drivers
v0000021e1c28e740_0 .net *"_ivl_4", 0 0, L_0000021e1c294a50;  1 drivers
v0000021e1c28e880_0 .net *"_ivl_9", 2 0, L_0000021e1c2ee5c0;  1 drivers
v0000021e1c28f140_0 .var "curr_state", 7 0;
v0000021e1c28eb00_0 .var "next_state", 7 0;
v0000021e1c28e4c0_0 .var "r_csn", 0 0;
v0000021e1c28eba0_0 .var "r_rd_en", 0 0;
v0000021e1c28f320_0 .var "r_rd_finish", 0 0;
v0000021e1c28f1e0_0 .var "r_rx_rd_data", 7 0;
v0000021e1c28ec40_0 .var "r_sclk", 0 0;
v0000021e1c28ed80_0 .var "r_sclk_d0", 0 0;
v0000021e1c2edda0_0 .var "r_sclk_divider", 7 0;
v0000021e1c2ee2a0_0 .var "r_sclk_enable", 0 0;
v0000021e1c2ed260_0 .var "r_spi_addr_cnt", 7 0;
v0000021e1c2eef20_0 .var "r_wr_data", 7 0;
v0000021e1c2ee660_0 .var "r_wr_en", 0 0;
v0000021e1c2ed080_0 .var "r_wr_finish", 0 0;
v0000021e1c2ed3a0_0 .var "r_wr_mode", 1 0;
v0000021e1c2edd00_0 .net "rd_en", 0 0, v0000021e1c2ed6c0_0;  alias, 1 drivers
v0000021e1c2ede40_0 .net "rd_finish", 0 0, L_0000021e1c295770;  alias, 1 drivers
v0000021e1c2ed800_0 .net "rst_n", 0 0, v0000021e1c2ed300_0;  alias, 1 drivers
v0000021e1c2edbc0_0 .net "rx_rd_data", 0 0, L_0000021e1c2f94c0;  alias, 1 drivers
v0000021e1c2ee8e0_0 .net "sclk", 0 0, v0000021e1c2ed8a0_0;  alias, 1 drivers
v0000021e1c2ed1c0_0 .net "sclk_divider", 7 0, v0000021e1c2ed940_0;  alias, 1 drivers
v0000021e1c2eec00_0 .net "sclk_nedge", 0 0, L_0000021e1c294f20;  1 drivers
v0000021e1c2eede0_0 .net "sclk_pedge", 0 0, L_0000021e1c294ba0;  1 drivers
v0000021e1c2eda80_0 .net "tx_wr_data", 7 0, v0000021e1c2ee7a0_0;  alias, 1 drivers
v0000021e1c2ee3e0_0 .net "wr_en", 0 0, v0000021e1c2ed4e0_0;  alias, 1 drivers
v0000021e1c2ee980_0 .net "wr_finish", 0 0, L_0000021e1c2950e0;  alias, 1 drivers
E_0000021e1c297ce0 .event posedge, v0000021e1c2ee8e0_0;
E_0000021e1c297ca0/0 .event anyedge, v0000021e1c28f140_0, v0000021e1c2ee3e0_0, v0000021e1c2edd00_0, v0000021e1c2eec00_0;
E_0000021e1c297ca0/1 .event anyedge, v0000021e1c2ed3a0_0, v0000021e1c2ed260_0;
E_0000021e1c297ca0 .event/or E_0000021e1c297ca0/0, E_0000021e1c297ca0/1;
L_0000021e1c2ee5c0 .part v0000021e1c2ed260_0, 0, 3;
L_0000021e1c2ee840 .cmp/eq 3, L_0000021e1c2ee5c0, L_0000021e1cf60088;
L_0000021e1c2fab40 .functor MUXZ 8, L_0000021e1cf600d0, v0000021e1c28f1e0_0, L_0000021e1c2ee840, C4<>;
L_0000021e1c2f94c0 .part L_0000021e1c2fab40, 0, 1;
L_0000021e1c2fa820 .reduce/nor v0000021e1c28e4c0_0;
L_0000021e1c2f9740 .part v0000021e1c2eef20_0, 7, 1;
L_0000021e1c2fa960 .functor MUXZ 1, L_0000021e1cf60118, L_0000021e1c2f9740, L_0000021e1c2fa820, C4<>;
S_0000021e1c28a110 .scope module, "u_SPI_Master_PAEETRN" "SPI_Master_PATTERN" 2 63, 4 12 0, S_0000021e1c296860;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sclk";
    .port_info 1 /OUTPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "sclk_divider";
    .port_info 3 /OUTPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "rx_rd_data";
    .port_info 6 /OUTPUT 1 "SPI_MISO";
    .port_info 7 /INPUT 1 "wr_finish";
    .port_info 8 /INPUT 1 "rd_finish";
    .port_info 9 /OUTPUT 8 "tx_wr_data";
    .port_info 10 /INPUT 1 "SPI_SCLK";
    .port_info 11 /INPUT 1 "SPI_CSN";
    .port_info 12 /INPUT 1 "SPI_MOSI";
v0000021e1c2eeac0_0 .var/i "PATNUM", 31 0;
v0000021e1c2ee340_0 .net "SPI_CSN", 0 0, L_0000021e1c294970;  alias, 1 drivers
v0000021e1c2eea20_0 .var "SPI_MISO", 0 0;
v0000021e1c2ed120_0 .net "SPI_MOSI", 0 0, L_0000021e1c2fa960;  alias, 1 drivers
v0000021e1c2edee0_0 .net "SPI_SCLK", 0 0, L_0000021e1c294c10;  alias, 1 drivers
v0000021e1c2edb20_0 .var/i "a", 31 0;
v0000021e1c2ed580_0 .var/i "pat_file", 31 0;
v0000021e1c2ee480_0 .var/i "patcount", 31 0;
v0000021e1c2ed6c0_0 .var "rd_en", 0 0;
v0000021e1c2ed440_0 .net "rd_finish", 0 0, L_0000021e1c295770;  alias, 1 drivers
v0000021e1c2ed300_0 .var "rst_n", 0 0;
v0000021e1c2eeb60_0 .net "rx_rd_data", 0 0, L_0000021e1c2f94c0;  alias, 1 drivers
v0000021e1c2ed8a0_0 .var "sclk", 0 0;
v0000021e1c2ed940_0 .var "sclk_divider", 7 0;
v0000021e1c2ee7a0_0 .var "tx_wr_data", 7 0;
v0000021e1c2ed4e0_0 .var "wr_en", 0 0;
v0000021e1c2edf80_0 .net "wr_finish", 0 0, L_0000021e1c2950e0;  alias, 1 drivers
S_0000021e1c232c10 .scope task, "read_data" "read_data" 4 126, 4 126 0, S_0000021e1c28a110;
 .timescale -9 -11;
E_0000021e1c298460 .event negedge, v0000021e1c2ee8e0_0;
TD_SPI_Master_TB.u_SPI_Master_PAEETRN.read_data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e1c2ed6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1c2ed4e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1c2ed6c0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021e1c2ed940_0, 0, 8;
    %pushi/vec4 64, 0, 7;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 7;
    %sub;
    %wait E_0000021e1c298460;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
S_0000021e1c2f7050 .scope task, "write_data" "write_data" 4 114, 4 114 0, S_0000021e1c28a110;
 .timescale -9 -11;
TD_SPI_Master_TB.u_SPI_Master_PAEETRN.write_data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e1c2ed4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1c2ed6c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1c2ed4e0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021e1c2ed940_0, 0, 8;
    %vpi_func 4 119 "$fscanf" 32, v0000021e1c2ed580_0, "%h", v0000021e1c2ee7a0_0 {0 0 0};
    %store/vec4 v0000021e1c2edb20_0, 0, 32;
    %pushi/vec4 64, 0, 7;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 7;
    %sub;
    %wait E_0000021e1c298460;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %end;
    .scope S_0000021e1c289e20;
T_2 ;
    %wait E_0000021e1c297ce0;
    %load/vec4 v0000021e1c2ed800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e1c2ee660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e1c28eba0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021e1c2ee3e0_0;
    %assign/vec4 v0000021e1c2ee660_0, 0;
    %load/vec4 v0000021e1c2edd00_0;
    %assign/vec4 v0000021e1c28eba0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021e1c289e20;
T_3 ;
    %wait E_0000021e1c297ce0;
    %load/vec4 v0000021e1c2ed800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021e1c2ed3a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021e1c2ee3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021e1c2ed3a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000021e1c2edd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021e1c2ed3a0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021e1c289e20;
T_4 ;
    %wait E_0000021e1c297ce0;
    %load/vec4 v0000021e1c2ed800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e1c2ee2a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021e1c28f140_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e1c2ee2a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000021e1c28f140_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e1c2ee2a0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021e1c289e20;
T_5 ;
    %wait E_0000021e1c297ce0;
    %load/vec4 v0000021e1c2ed800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c2edda0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021e1c2ee2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000021e1c2edda0_0;
    %load/vec4 v0000021e1c2ed1c0_0;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c2edda0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000021e1c2edda0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021e1c2edda0_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c2edda0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021e1c289e20;
T_6 ;
    %wait E_0000021e1c297ce0;
    %load/vec4 v0000021e1c2ed800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e1c28ec40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021e1c2ee2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000021e1c2edda0_0;
    %load/vec4 v0000021e1c2ed1c0_0;
    %cmp/e;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0000021e1c28ec40_0;
    %inv;
    %assign/vec4 v0000021e1c28ec40_0, 0;
T_6.4 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e1c28ec40_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021e1c289e20;
T_7 ;
    %wait E_0000021e1c297ce0;
    %load/vec4 v0000021e1c2ed800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e1c28ed80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021e1c28ec40_0;
    %assign/vec4 v0000021e1c28ed80_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021e1c289e20;
T_8 ;
    %wait E_0000021e1c297ce0;
    %load/vec4 v0000021e1c2ed800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e1c28e4c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021e1c28f140_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e1c28e4c0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000021e1c28f140_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e1c2eec00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e1c28e4c0_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021e1c289e20;
T_9 ;
    %wait E_0000021e1c297ce0;
    %load/vec4 v0000021e1c2ed800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000021e1c28f140_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021e1c28eb00_0;
    %assign/vec4 v0000021e1c28f140_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021e1c289e20;
T_10 ;
    %wait E_0000021e1c297ca0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
    %load/vec4 v0000021e1c28f140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0000021e1c2ee3e0_0;
    %load/vec4 v0000021e1c2edd00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
T_10.9 ;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0000021e1c2eec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0000021e1c2ed3a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0000021e1c2ed3a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
T_10.15 ;
T_10.13 ;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
T_10.11 ;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0000021e1c2ed260_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e1c2eec00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
T_10.17 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0000021e1c2ed260_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e1c2eec00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
T_10.19 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0000021e1c2eec00_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
T_10.21 ;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021e1c28eb00_0, 0, 8;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021e1c289e20;
T_11 ;
    %wait E_0000021e1c297ce0;
    %load/vec4 v0000021e1c2ed800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c2ed260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c2eef20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c28f1e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021e1c28f140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c2ed260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c2eef20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c28f1e0_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c2ed260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c2eef20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c28f1e0_0, 0;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0000021e1c2eec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0000021e1c2eda80_0;
    %assign/vec4 v0000021e1c2eef20_0, 0;
T_11.10 ;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0000021e1c2eec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0000021e1c2ed260_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.14, 4;
    %load/vec4 v0000021e1c2eef20_0;
    %assign/vec4 v0000021e1c2eef20_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0000021e1c2eef20_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000021e1c2eef20_0, 0;
    %load/vec4 v0000021e1c2ed260_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021e1c2ed260_0, 0;
T_11.15 ;
T_11.12 ;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0000021e1c2eede0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e1c2eef20_0, 0;
    %load/vec4 v0000021e1c28e420_0;
    %pad/u 8;
    %assign/vec4 v0000021e1c28f1e0_0, 0;
    %load/vec4 v0000021e1c2ed260_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021e1c2ed260_0, 0;
T_11.16 ;
    %jmp T_11.9;
T_11.6 ;
    %jmp T_11.9;
T_11.7 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021e1c289e20;
T_12 ;
    %wait E_0000021e1c297ce0;
    %load/vec4 v0000021e1c2ed800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e1c2ed080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e1c28f320_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021e1c28f140_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e1c2ed3a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0000021e1c2ed080_0, 0;
    %load/vec4 v0000021e1c28f140_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e1c2ed3a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0000021e1c28f320_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021e1c28a110;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1c2ed8a0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0000021e1c28a110;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0000021e1c2ed8a0_0;
    %inv;
    %store/vec4 v0000021e1c2ed8a0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000021e1c28a110;
T_15 ;
    %vpi_func 4 70 "$fopen" 32, "pattern.txt", "r" {0 0 0};
    %store/vec4 v0000021e1c2ed580_0, 0, 32;
    %vpi_func 4 71 "$fscanf" 32, v0000021e1c2ed580_0, "%d\012", v0000021e1c2eeac0_0 {0 0 0};
    %store/vec4 v0000021e1c2edb20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1c2ed8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1c2eea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1c2ed6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1c2ed4e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021e1c2ee7a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021e1c2ed940_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e1c2ed300_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e1c2ed300_0, 0, 1;
    %wait E_0000021e1c298460;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e1c2ee480_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000021e1c2ee480_0;
    %load/vec4 v0000021e1c2eeac0_0;
    %cmp/s;
    %jmp/0xz T_15.1, 5;
    %fork TD_SPI_Master_TB.u_SPI_Master_PAEETRN.write_data, S_0000021e1c2f7050;
    %join;
    %fork TD_SPI_Master_TB.u_SPI_Master_PAEETRN.read_data, S_0000021e1c232c10;
    %join;
    %load/vec4 v0000021e1c2ee480_0;
    %load/vec4 v0000021e1c2eeac0_0;
    %cmp/s;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v0000021e1c2ee480_0;
    %addi 1, 0, 32;
    %vpi_call 4 90 "$display", S<0,vec4,s32> {1 0 0};
T_15.2 ;
    %load/vec4 v0000021e1c2ee480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e1c2ee480_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 4 93 "$finish" {0 0 0};
    %delay 855000, 0;
    %vpi_call 4 108 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000021e1c28a110;
T_16 ;
    %delay 10000, 0;
    %load/vec4 v0000021e1c2eea20_0;
    %inv;
    %store/vec4 v0000021e1c2eea20_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021e1c296860;
T_17 ;
    %vpi_call 2 37 "$dumpfile", "SPI_Master.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "SPI_Master_TB.v";
    "./SPI_Master.v";
    "./SPI_Master_PATTERN.v";
=======
#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ce51234b80 .scope module, "SPI_Master_TB" "SPI_Master_TB" 2 14;
 .timescale -9 -11;
v000001ce512c6850_0 .net "SPI_CSN", 0 0, L_000001ce51265ee0;  1 drivers
v000001ce512c6ad0_0 .net "SPI_MISO", 0 0, v000001ce512c5d10_0;  1 drivers
v000001ce512c6cb0_0 .net "SPI_MOSI", 0 0, L_000001ce512c9970;  1 drivers
v000001ce512c5950_0 .net "SPI_SCLK", 0 0, L_000001ce512651c0;  1 drivers
v000001ce512c6d50_0 .net "rd_en", 0 0, v000001ce512c5630_0;  1 drivers
v000001ce512c59f0_0 .net "rd_finish", 0 0, L_000001ce512654d0;  1 drivers
v000001ce512c6df0_0 .net "rst_n", 0 0, v000001ce512c5130_0;  1 drivers
v000001ce512c6990_0 .net "rx_rd_data", 0 0, L_000001ce512ca870;  1 drivers
v000001ce512c5090_0 .net "sclk", 0 0, v000001ce512c67b0_0;  1 drivers
v000001ce512c53b0_0 .net "sclk_divider", 7 0, v000001ce512c5310_0;  1 drivers
v000001ce512c5450_0 .net "tx_wr_data", 7 0, v000001ce512c6e90_0;  1 drivers
v000001ce512c62b0_0 .net "wr_en", 0 0, v000001ce512c6f30_0;  1 drivers
v000001ce512c5e50_0 .net "wr_finish", 0 0, L_000001ce51265310;  1 drivers
S_000001ce51233d40 .scope module, "u_SPI_Master" "SPI_Master" 2 42, 3 8 0, S_000001ce51234b80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "sclk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "sclk_divider";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 1 "rx_rd_data";
    .port_info 6 /INPUT 1 "SPI_MISO";
    .port_info 7 /OUTPUT 1 "wr_finish";
    .port_info 8 /OUTPUT 1 "rd_finish";
    .port_info 9 /INPUT 8 "tx_wr_data";
    .port_info 10 /OUTPUT 1 "SPI_SCLK";
    .port_info 11 /OUTPUT 1 "SPI_CSN";
    .port_info 12 /OUTPUT 1 "SPI_MOSI";
P_000001ce51259f20 .param/l "CSN_DISABLE" 1 3 94, C4<101>;
P_000001ce51259f58 .param/l "CSN_ENABLE" 1 3 89, C4<010>;
P_000001ce51259f90 .param/l "FINISH" 1 3 95, C4<110>;
P_000001ce51259fc8 .param/l "IDLE" 1 3 88, C4<001>;
P_000001ce5125a000 .param/l "READ_DATA" 1 3 93, C4<100>;
P_000001ce5125a038 .param/l "WRITE_DATA" 1 3 92, C4<011>;
L_000001ce512658c0 .functor NOT 1, v000001ce5125fd30_0, C4<0>, C4<0>, C4<0>;
L_000001ce51265150 .functor AND 1, L_000001ce512658c0, v000001ce5125fbf0_0, C4<1>, C4<1>;
L_000001ce51265a10 .functor NOT 1, v000001ce5125fbf0_0, C4<0>, C4<0>, C4<0>;
L_000001ce51265c40 .functor AND 1, v000001ce5125fd30_0, L_000001ce51265a10, C4<1>, C4<1>;
L_000001ce51265310 .functor BUFZ 1, v000001ce512c6b70_0, C4<0>, C4<0>, C4<0>;
L_000001ce512654d0 .functor BUFZ 1, v000001ce5125f290_0, C4<0>, C4<0>, C4<0>;
L_000001ce512651c0 .functor BUFZ 1, v000001ce5125fbf0_0, C4<0>, C4<0>, C4<0>;
L_000001ce51265ee0 .functor BUFZ 1, v000001ce5125fa10_0, C4<0>, C4<0>, C4<0>;
v000001ce5125f3d0_0 .net "SPI_CSN", 0 0, L_000001ce51265ee0;  alias, 1 drivers
v000001ce5125f470_0 .net "SPI_MISO", 0 0, v000001ce512c5d10_0;  alias, 1 drivers
v000001ce5125f0b0_0 .net "SPI_MOSI", 0 0, L_000001ce512c9970;  alias, 1 drivers
v000001ce5125f150_0 .net "SPI_SCLK", 0 0, L_000001ce512651c0;  alias, 1 drivers
v000001ce5125f330_0 .net *"_ivl_0", 0 0, L_000001ce512658c0;  1 drivers
L_000001ce51630088 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ce5125ff10_0 .net/2u *"_ivl_10", 2 0, L_000001ce51630088;  1 drivers
v000001ce5125f010_0 .net *"_ivl_12", 0 0, L_000001ce512c5f90;  1 drivers
L_000001ce516300d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce5125f1f0_0 .net/2u *"_ivl_14", 7 0, L_000001ce516300d0;  1 drivers
v000001ce5125f650_0 .net *"_ivl_16", 7 0, L_000001ce512ca050;  1 drivers
v000001ce5125f510_0 .net *"_ivl_29", 0 0, L_000001ce512c91f0;  1 drivers
v000001ce5125f5b0_0 .net *"_ivl_31", 0 0, L_000001ce512c9dd0;  1 drivers
L_000001ce51630118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce5125f790_0 .net/2u *"_ivl_32", 0 0, L_000001ce51630118;  1 drivers
v000001ce5125f970_0 .net *"_ivl_4", 0 0, L_000001ce51265a10;  1 drivers
v000001ce5125f830_0 .net *"_ivl_9", 2 0, L_000001ce512c5a90;  1 drivers
v000001ce5125fc90_0 .var "curr_state", 7 0;
v000001ce5125f6f0_0 .var "next_state", 7 0;
v000001ce5125fa10_0 .var "r_csn", 0 0;
v000001ce5125fab0_0 .var "r_rd_en", 0 0;
v000001ce5125f290_0 .var "r_rd_finish", 0 0;
v000001ce5125fb50_0 .var "r_rx_rd_data", 7 0;
v000001ce5125fbf0_0 .var "r_sclk", 0 0;
v000001ce5125fd30_0 .var "r_sclk_d0", 0 0;
v000001ce512c54f0_0 .var "r_sclk_divider", 7 0;
v000001ce512c6670_0 .var "r_sclk_enable", 0 0;
v000001ce512c6530_0 .var "r_spi_addr_cnt", 7 0;
v000001ce512c63f0_0 .var "r_wr_data", 7 0;
v000001ce512c5b30_0 .var "r_wr_en", 0 0;
v000001ce512c6b70_0 .var "r_wr_finish", 0 0;
v000001ce512c5ef0_0 .var "r_wr_mode", 1 0;
v000001ce512c65d0_0 .net "rd_en", 0 0, v000001ce512c5630_0;  alias, 1 drivers
v000001ce512c6350_0 .net "rd_finish", 0 0, L_000001ce512654d0;  alias, 1 drivers
v000001ce512c6030_0 .net "rst_n", 0 0, v000001ce512c5130_0;  alias, 1 drivers
v000001ce512c5bd0_0 .net "rx_rd_data", 0 0, L_000001ce512ca870;  alias, 1 drivers
v000001ce512c68f0_0 .net "sclk", 0 0, v000001ce512c67b0_0;  alias, 1 drivers
v000001ce512c60d0_0 .net "sclk_divider", 7 0, v000001ce512c5310_0;  alias, 1 drivers
v000001ce512c5770_0 .net "sclk_nedge", 0 0, L_000001ce51265c40;  1 drivers
v000001ce512c56d0_0 .net "sclk_pedge", 0 0, L_000001ce51265150;  1 drivers
v000001ce512c6490_0 .net "tx_wr_data", 7 0, v000001ce512c6e90_0;  alias, 1 drivers
v000001ce512c5270_0 .net "wr_en", 0 0, v000001ce512c6f30_0;  alias, 1 drivers
v000001ce512c5590_0 .net "wr_finish", 0 0, L_000001ce51265310;  alias, 1 drivers
E_000001ce51267760 .event posedge, v000001ce512c68f0_0;
E_000001ce51267360/0 .event anyedge, v000001ce5125fc90_0, v000001ce512c5270_0, v000001ce512c65d0_0, v000001ce512c5770_0;
E_000001ce51267360/1 .event anyedge, v000001ce512c5ef0_0, v000001ce512c6530_0;
E_000001ce51267360 .event/or E_000001ce51267360/0, E_000001ce51267360/1;
L_000001ce512c5a90 .part v000001ce512c6530_0, 0, 3;
L_000001ce512c5f90 .cmp/eq 3, L_000001ce512c5a90, L_000001ce51630088;
L_000001ce512ca050 .functor MUXZ 8, L_000001ce516300d0, v000001ce5125fb50_0, L_000001ce512c5f90, C4<>;
L_000001ce512ca870 .part L_000001ce512ca050, 0, 1;
L_000001ce512c91f0 .reduce/nor v000001ce5125fa10_0;
L_000001ce512c9dd0 .part v000001ce512c63f0_0, 7, 1;
L_000001ce512c9970 .functor MUXZ 1, L_000001ce51630118, L_000001ce512c9dd0, L_000001ce512c91f0, C4<>;
S_000001ce51202a80 .scope module, "u_SPI_Master_PAEETRN" "SPI_Master_PATTERN" 2 63, 4 12 0, S_000001ce51234b80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sclk";
    .port_info 1 /OUTPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "sclk_divider";
    .port_info 3 /OUTPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "rx_rd_data";
    .port_info 6 /OUTPUT 1 "SPI_MISO";
    .port_info 7 /INPUT 1 "wr_finish";
    .port_info 8 /INPUT 1 "rd_finish";
    .port_info 9 /OUTPUT 8 "tx_wr_data";
    .port_info 10 /INPUT 1 "SPI_SCLK";
    .port_info 11 /INPUT 1 "SPI_CSN";
    .port_info 12 /INPUT 1 "SPI_MOSI";
v000001ce512c5810_0 .var/i "PATNUM", 31 0;
v000001ce512c6170_0 .net "SPI_CSN", 0 0, L_000001ce51265ee0;  alias, 1 drivers
v000001ce512c5d10_0 .var "SPI_MISO", 0 0;
v000001ce512c6710_0 .net "SPI_MOSI", 0 0, L_000001ce512c9970;  alias, 1 drivers
v000001ce512c5c70_0 .net "SPI_SCLK", 0 0, L_000001ce512651c0;  alias, 1 drivers
v000001ce512c5db0_0 .var/i "a", 31 0;
v000001ce512c6c10_0 .var/i "pat_file", 31 0;
v000001ce512c6210_0 .var/i "patcount", 31 0;
v000001ce512c5630_0 .var "rd_en", 0 0;
v000001ce512c6a30_0 .net "rd_finish", 0 0, L_000001ce512654d0;  alias, 1 drivers
v000001ce512c5130_0 .var "rst_n", 0 0;
v000001ce512c58b0_0 .net "rx_rd_data", 0 0, L_000001ce512ca870;  alias, 1 drivers
v000001ce512c67b0_0 .var "sclk", 0 0;
v000001ce512c5310_0 .var "sclk_divider", 7 0;
v000001ce512c6e90_0 .var "tx_wr_data", 7 0;
v000001ce512c6f30_0 .var "wr_en", 0 0;
v000001ce512c51d0_0 .net "wr_finish", 0 0, L_000001ce51265310;  alias, 1 drivers
S_000001ce51202c10 .scope task, "read_data" "read_data" 4 126, 4 126 0, S_000001ce51202a80;
 .timescale -9 -11;
E_000001ce512674a0 .event negedge, v000001ce512c68f0_0;
TD_SPI_Master_TB.u_SPI_Master_PAEETRN.read_data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce512c5630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c6f30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c5630_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce512c5310_0, 0, 8;
    %pushi/vec4 64, 0, 7;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 7;
    %sub;
    %wait E_000001ce512674a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
S_000001ce51202da0 .scope task, "write_data" "write_data" 4 114, 4 114 0, S_000001ce51202a80;
 .timescale -9 -11;
TD_SPI_Master_TB.u_SPI_Master_PAEETRN.write_data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce512c6f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c5630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c6f30_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce512c5310_0, 0, 8;
    %vpi_func 4 119 "$fscanf" 32, v000001ce512c6c10_0, "%h", v000001ce512c6e90_0 {0 0 0};
    %store/vec4 v000001ce512c5db0_0, 0, 32;
    %pushi/vec4 64, 0, 7;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 7;
    %sub;
    %wait E_000001ce512674a0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %end;
    .scope S_000001ce51233d40;
T_2 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce512c5b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125fab0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ce512c5270_0;
    %assign/vec4 v000001ce512c5b30_0, 0;
    %load/vec4 v000001ce512c65d0_0;
    %assign/vec4 v000001ce5125fab0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ce51233d40;
T_3 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ce512c5ef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ce512c5270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ce512c5ef0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001ce512c65d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ce512c5ef0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ce51233d40;
T_4 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce512c6670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ce5125fc90_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce512c6670_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001ce5125fc90_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ce512c6670_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ce51233d40;
T_5 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c54f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ce512c6670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001ce512c54f0_0;
    %load/vec4 v000001ce512c60d0_0;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c54f0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001ce512c54f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ce512c54f0_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c54f0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ce51233d40;
T_6 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125fbf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ce512c6670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001ce512c54f0_0;
    %load/vec4 v000001ce512c60d0_0;
    %cmp/e;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001ce5125fbf0_0;
    %inv;
    %assign/vec4 v000001ce5125fbf0_0, 0;
T_6.4 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125fbf0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ce51233d40;
T_7 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125fd30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ce5125fbf0_0;
    %assign/vec4 v000001ce5125fd30_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ce51233d40;
T_8 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ce5125fa10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ce5125fc90_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ce5125fa10_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001ce5125fc90_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ce512c5770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125fa10_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ce51233d40;
T_9 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001ce5125fc90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ce5125f6f0_0;
    %assign/vec4 v000001ce5125fc90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ce51233d40;
T_10 ;
    %wait E_000001ce51267360;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %load/vec4 v000001ce5125fc90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v000001ce512c5270_0;
    %load/vec4 v000001ce512c65d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.9 ;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v000001ce512c5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v000001ce512c5ef0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v000001ce512c5ef0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.15 ;
T_10.13 ;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.11 ;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v000001ce512c6530_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ce512c5770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.17 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v000001ce512c6530_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ce512c5770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.19 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v000001ce512c5770_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.21 ;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ce51233d40;
T_11 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c6530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce5125fb50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ce5125fc90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c6530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce5125fb50_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c6530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce5125fb50_0, 0;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v000001ce512c5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v000001ce512c6490_0;
    %assign/vec4 v000001ce512c63f0_0, 0;
T_11.10 ;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v000001ce512c5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v000001ce512c6530_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.14, 4;
    %load/vec4 v000001ce512c63f0_0;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v000001ce512c63f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %load/vec4 v000001ce512c6530_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ce512c6530_0, 0;
T_11.15 ;
T_11.12 ;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000001ce512c56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %load/vec4 v000001ce5125f470_0;
    %pad/u 8;
    %assign/vec4 v000001ce5125fb50_0, 0;
    %load/vec4 v000001ce512c6530_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ce512c6530_0, 0;
T_11.16 ;
    %jmp T_11.9;
T_11.6 ;
    %jmp T_11.9;
T_11.7 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ce51233d40;
T_12 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce512c6b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125f290_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ce5125fc90_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ce512c5ef0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001ce512c6b70_0, 0;
    %load/vec4 v000001ce5125fc90_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ce512c5ef0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001ce5125f290_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ce51202a80;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c67b0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000001ce51202a80;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v000001ce512c67b0_0;
    %inv;
    %store/vec4 v000001ce512c67b0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ce51202a80;
T_15 ;
    %vpi_func 4 70 "$fopen" 32, "pattern.txt", "r" {0 0 0};
    %store/vec4 v000001ce512c6c10_0, 0, 32;
    %vpi_func 4 71 "$fscanf" 32, v000001ce512c6c10_0, "%d\012", v000001ce512c5810_0 {0 0 0};
    %store/vec4 v000001ce512c5db0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c67b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c5d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c5630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c6f30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce512c6e90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce512c5310_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c5130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce512c5130_0, 0, 1;
    %wait E_000001ce512674a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce512c6210_0, 0, 32;
T_15.0 ;
    %load/vec4 v000001ce512c6210_0;
    %load/vec4 v000001ce512c5810_0;
    %cmp/s;
    %jmp/0xz T_15.1, 5;
    %fork TD_SPI_Master_TB.u_SPI_Master_PAEETRN.write_data, S_000001ce51202da0;
    %join;
    %fork TD_SPI_Master_TB.u_SPI_Master_PAEETRN.read_data, S_000001ce51202c10;
    %join;
    %load/vec4 v000001ce512c6210_0;
    %load/vec4 v000001ce512c5810_0;
    %cmp/s;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v000001ce512c6210_0;
    %addi 1, 0, 32;
    %vpi_call 4 90 "$display", S<0,vec4,s32> {1 0 0};
T_15.2 ;
    %load/vec4 v000001ce512c6210_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce512c6210_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 4 93 "$finish" {0 0 0};
    %delay 855000, 0;
    %vpi_call 4 108 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001ce51202a80;
T_16 ;
    %delay 10000, 0;
    %load/vec4 v000001ce512c5d10_0;
    %inv;
    %store/vec4 v000001ce512c5d10_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ce51234b80;
T_17 ;
    %vpi_call 2 37 "$dumpfile", "SPI_Master.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "SPI_Master_TB.v";
    "./SPI_Master.v";
    "./SPI_Master_PATTERN.v";
>>>>>>> 4836f23e6d3c5823cbda72ab33a5a638b951ad62
=======
#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ce51234b80 .scope module, "SPI_Master_TB" "SPI_Master_TB" 2 14;
 .timescale -9 -11;
v000001ce512c6850_0 .net "SPI_CSN", 0 0, L_000001ce51265ee0;  1 drivers
v000001ce512c6ad0_0 .net "SPI_MISO", 0 0, v000001ce512c5d10_0;  1 drivers
v000001ce512c6cb0_0 .net "SPI_MOSI", 0 0, L_000001ce512c9970;  1 drivers
v000001ce512c5950_0 .net "SPI_SCLK", 0 0, L_000001ce512651c0;  1 drivers
v000001ce512c6d50_0 .net "rd_en", 0 0, v000001ce512c5630_0;  1 drivers
v000001ce512c59f0_0 .net "rd_finish", 0 0, L_000001ce512654d0;  1 drivers
v000001ce512c6df0_0 .net "rst_n", 0 0, v000001ce512c5130_0;  1 drivers
v000001ce512c6990_0 .net "rx_rd_data", 0 0, L_000001ce512ca870;  1 drivers
v000001ce512c5090_0 .net "sclk", 0 0, v000001ce512c67b0_0;  1 drivers
v000001ce512c53b0_0 .net "sclk_divider", 7 0, v000001ce512c5310_0;  1 drivers
v000001ce512c5450_0 .net "tx_wr_data", 7 0, v000001ce512c6e90_0;  1 drivers
v000001ce512c62b0_0 .net "wr_en", 0 0, v000001ce512c6f30_0;  1 drivers
v000001ce512c5e50_0 .net "wr_finish", 0 0, L_000001ce51265310;  1 drivers
S_000001ce51233d40 .scope module, "u_SPI_Master" "SPI_Master" 2 42, 3 8 0, S_000001ce51234b80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "sclk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "sclk_divider";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 1 "rx_rd_data";
    .port_info 6 /INPUT 1 "SPI_MISO";
    .port_info 7 /OUTPUT 1 "wr_finish";
    .port_info 8 /OUTPUT 1 "rd_finish";
    .port_info 9 /INPUT 8 "tx_wr_data";
    .port_info 10 /OUTPUT 1 "SPI_SCLK";
    .port_info 11 /OUTPUT 1 "SPI_CSN";
    .port_info 12 /OUTPUT 1 "SPI_MOSI";
P_000001ce51259f20 .param/l "CSN_DISABLE" 1 3 94, C4<101>;
P_000001ce51259f58 .param/l "CSN_ENABLE" 1 3 89, C4<010>;
P_000001ce51259f90 .param/l "FINISH" 1 3 95, C4<110>;
P_000001ce51259fc8 .param/l "IDLE" 1 3 88, C4<001>;
P_000001ce5125a000 .param/l "READ_DATA" 1 3 93, C4<100>;
P_000001ce5125a038 .param/l "WRITE_DATA" 1 3 92, C4<011>;
L_000001ce512658c0 .functor NOT 1, v000001ce5125fd30_0, C4<0>, C4<0>, C4<0>;
L_000001ce51265150 .functor AND 1, L_000001ce512658c0, v000001ce5125fbf0_0, C4<1>, C4<1>;
L_000001ce51265a10 .functor NOT 1, v000001ce5125fbf0_0, C4<0>, C4<0>, C4<0>;
L_000001ce51265c40 .functor AND 1, v000001ce5125fd30_0, L_000001ce51265a10, C4<1>, C4<1>;
L_000001ce51265310 .functor BUFZ 1, v000001ce512c6b70_0, C4<0>, C4<0>, C4<0>;
L_000001ce512654d0 .functor BUFZ 1, v000001ce5125f290_0, C4<0>, C4<0>, C4<0>;
L_000001ce512651c0 .functor BUFZ 1, v000001ce5125fbf0_0, C4<0>, C4<0>, C4<0>;
L_000001ce51265ee0 .functor BUFZ 1, v000001ce5125fa10_0, C4<0>, C4<0>, C4<0>;
v000001ce5125f3d0_0 .net "SPI_CSN", 0 0, L_000001ce51265ee0;  alias, 1 drivers
v000001ce5125f470_0 .net "SPI_MISO", 0 0, v000001ce512c5d10_0;  alias, 1 drivers
v000001ce5125f0b0_0 .net "SPI_MOSI", 0 0, L_000001ce512c9970;  alias, 1 drivers
v000001ce5125f150_0 .net "SPI_SCLK", 0 0, L_000001ce512651c0;  alias, 1 drivers
v000001ce5125f330_0 .net *"_ivl_0", 0 0, L_000001ce512658c0;  1 drivers
L_000001ce51630088 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ce5125ff10_0 .net/2u *"_ivl_10", 2 0, L_000001ce51630088;  1 drivers
v000001ce5125f010_0 .net *"_ivl_12", 0 0, L_000001ce512c5f90;  1 drivers
L_000001ce516300d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce5125f1f0_0 .net/2u *"_ivl_14", 7 0, L_000001ce516300d0;  1 drivers
v000001ce5125f650_0 .net *"_ivl_16", 7 0, L_000001ce512ca050;  1 drivers
v000001ce5125f510_0 .net *"_ivl_29", 0 0, L_000001ce512c91f0;  1 drivers
v000001ce5125f5b0_0 .net *"_ivl_31", 0 0, L_000001ce512c9dd0;  1 drivers
L_000001ce51630118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ce5125f790_0 .net/2u *"_ivl_32", 0 0, L_000001ce51630118;  1 drivers
v000001ce5125f970_0 .net *"_ivl_4", 0 0, L_000001ce51265a10;  1 drivers
v000001ce5125f830_0 .net *"_ivl_9", 2 0, L_000001ce512c5a90;  1 drivers
v000001ce5125fc90_0 .var "curr_state", 7 0;
v000001ce5125f6f0_0 .var "next_state", 7 0;
v000001ce5125fa10_0 .var "r_csn", 0 0;
v000001ce5125fab0_0 .var "r_rd_en", 0 0;
v000001ce5125f290_0 .var "r_rd_finish", 0 0;
v000001ce5125fb50_0 .var "r_rx_rd_data", 7 0;
v000001ce5125fbf0_0 .var "r_sclk", 0 0;
v000001ce5125fd30_0 .var "r_sclk_d0", 0 0;
v000001ce512c54f0_0 .var "r_sclk_divider", 7 0;
v000001ce512c6670_0 .var "r_sclk_enable", 0 0;
v000001ce512c6530_0 .var "r_spi_addr_cnt", 7 0;
v000001ce512c63f0_0 .var "r_wr_data", 7 0;
v000001ce512c5b30_0 .var "r_wr_en", 0 0;
v000001ce512c6b70_0 .var "r_wr_finish", 0 0;
v000001ce512c5ef0_0 .var "r_wr_mode", 1 0;
v000001ce512c65d0_0 .net "rd_en", 0 0, v000001ce512c5630_0;  alias, 1 drivers
v000001ce512c6350_0 .net "rd_finish", 0 0, L_000001ce512654d0;  alias, 1 drivers
v000001ce512c6030_0 .net "rst_n", 0 0, v000001ce512c5130_0;  alias, 1 drivers
v000001ce512c5bd0_0 .net "rx_rd_data", 0 0, L_000001ce512ca870;  alias, 1 drivers
v000001ce512c68f0_0 .net "sclk", 0 0, v000001ce512c67b0_0;  alias, 1 drivers
v000001ce512c60d0_0 .net "sclk_divider", 7 0, v000001ce512c5310_0;  alias, 1 drivers
v000001ce512c5770_0 .net "sclk_nedge", 0 0, L_000001ce51265c40;  1 drivers
v000001ce512c56d0_0 .net "sclk_pedge", 0 0, L_000001ce51265150;  1 drivers
v000001ce512c6490_0 .net "tx_wr_data", 7 0, v000001ce512c6e90_0;  alias, 1 drivers
v000001ce512c5270_0 .net "wr_en", 0 0, v000001ce512c6f30_0;  alias, 1 drivers
v000001ce512c5590_0 .net "wr_finish", 0 0, L_000001ce51265310;  alias, 1 drivers
E_000001ce51267760 .event posedge, v000001ce512c68f0_0;
E_000001ce51267360/0 .event anyedge, v000001ce5125fc90_0, v000001ce512c5270_0, v000001ce512c65d0_0, v000001ce512c5770_0;
E_000001ce51267360/1 .event anyedge, v000001ce512c5ef0_0, v000001ce512c6530_0;
E_000001ce51267360 .event/or E_000001ce51267360/0, E_000001ce51267360/1;
L_000001ce512c5a90 .part v000001ce512c6530_0, 0, 3;
L_000001ce512c5f90 .cmp/eq 3, L_000001ce512c5a90, L_000001ce51630088;
L_000001ce512ca050 .functor MUXZ 8, L_000001ce516300d0, v000001ce5125fb50_0, L_000001ce512c5f90, C4<>;
L_000001ce512ca870 .part L_000001ce512ca050, 0, 1;
L_000001ce512c91f0 .reduce/nor v000001ce5125fa10_0;
L_000001ce512c9dd0 .part v000001ce512c63f0_0, 7, 1;
L_000001ce512c9970 .functor MUXZ 1, L_000001ce51630118, L_000001ce512c9dd0, L_000001ce512c91f0, C4<>;
S_000001ce51202a80 .scope module, "u_SPI_Master_PAEETRN" "SPI_Master_PATTERN" 2 63, 4 12 0, S_000001ce51234b80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sclk";
    .port_info 1 /OUTPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "sclk_divider";
    .port_info 3 /OUTPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "rx_rd_data";
    .port_info 6 /OUTPUT 1 "SPI_MISO";
    .port_info 7 /INPUT 1 "wr_finish";
    .port_info 8 /INPUT 1 "rd_finish";
    .port_info 9 /OUTPUT 8 "tx_wr_data";
    .port_info 10 /INPUT 1 "SPI_SCLK";
    .port_info 11 /INPUT 1 "SPI_CSN";
    .port_info 12 /INPUT 1 "SPI_MOSI";
v000001ce512c5810_0 .var/i "PATNUM", 31 0;
v000001ce512c6170_0 .net "SPI_CSN", 0 0, L_000001ce51265ee0;  alias, 1 drivers
v000001ce512c5d10_0 .var "SPI_MISO", 0 0;
v000001ce512c6710_0 .net "SPI_MOSI", 0 0, L_000001ce512c9970;  alias, 1 drivers
v000001ce512c5c70_0 .net "SPI_SCLK", 0 0, L_000001ce512651c0;  alias, 1 drivers
v000001ce512c5db0_0 .var/i "a", 31 0;
v000001ce512c6c10_0 .var/i "pat_file", 31 0;
v000001ce512c6210_0 .var/i "patcount", 31 0;
v000001ce512c5630_0 .var "rd_en", 0 0;
v000001ce512c6a30_0 .net "rd_finish", 0 0, L_000001ce512654d0;  alias, 1 drivers
v000001ce512c5130_0 .var "rst_n", 0 0;
v000001ce512c58b0_0 .net "rx_rd_data", 0 0, L_000001ce512ca870;  alias, 1 drivers
v000001ce512c67b0_0 .var "sclk", 0 0;
v000001ce512c5310_0 .var "sclk_divider", 7 0;
v000001ce512c6e90_0 .var "tx_wr_data", 7 0;
v000001ce512c6f30_0 .var "wr_en", 0 0;
v000001ce512c51d0_0 .net "wr_finish", 0 0, L_000001ce51265310;  alias, 1 drivers
S_000001ce51202c10 .scope task, "read_data" "read_data" 4 126, 4 126 0, S_000001ce51202a80;
 .timescale -9 -11;
E_000001ce512674a0 .event negedge, v000001ce512c68f0_0;
TD_SPI_Master_TB.u_SPI_Master_PAEETRN.read_data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce512c5630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c6f30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c5630_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce512c5310_0, 0, 8;
    %pushi/vec4 64, 0, 7;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 7;
    %sub;
    %wait E_000001ce512674a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
S_000001ce51202da0 .scope task, "write_data" "write_data" 4 114, 4 114 0, S_000001ce51202a80;
 .timescale -9 -11;
TD_SPI_Master_TB.u_SPI_Master_PAEETRN.write_data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce512c6f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c5630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c6f30_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce512c5310_0, 0, 8;
    %vpi_func 4 119 "$fscanf" 32, v000001ce512c6c10_0, "%h", v000001ce512c6e90_0 {0 0 0};
    %store/vec4 v000001ce512c5db0_0, 0, 32;
    %pushi/vec4 64, 0, 7;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 7;
    %sub;
    %wait E_000001ce512674a0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %end;
    .scope S_000001ce51233d40;
T_2 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce512c5b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125fab0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ce512c5270_0;
    %assign/vec4 v000001ce512c5b30_0, 0;
    %load/vec4 v000001ce512c65d0_0;
    %assign/vec4 v000001ce5125fab0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ce51233d40;
T_3 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ce512c5ef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ce512c5270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ce512c5ef0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001ce512c65d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ce512c5ef0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ce51233d40;
T_4 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce512c6670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ce5125fc90_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce512c6670_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001ce5125fc90_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ce512c6670_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ce51233d40;
T_5 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c54f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ce512c6670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001ce512c54f0_0;
    %load/vec4 v000001ce512c60d0_0;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c54f0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001ce512c54f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ce512c54f0_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c54f0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ce51233d40;
T_6 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125fbf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ce512c6670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001ce512c54f0_0;
    %load/vec4 v000001ce512c60d0_0;
    %cmp/e;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001ce5125fbf0_0;
    %inv;
    %assign/vec4 v000001ce5125fbf0_0, 0;
T_6.4 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125fbf0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ce51233d40;
T_7 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125fd30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ce5125fbf0_0;
    %assign/vec4 v000001ce5125fd30_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ce51233d40;
T_8 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ce5125fa10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ce5125fc90_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ce5125fa10_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001ce5125fc90_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ce512c5770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125fa10_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ce51233d40;
T_9 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001ce5125fc90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ce5125f6f0_0;
    %assign/vec4 v000001ce5125fc90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ce51233d40;
T_10 ;
    %wait E_000001ce51267360;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %load/vec4 v000001ce5125fc90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v000001ce512c5270_0;
    %load/vec4 v000001ce512c65d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.9 ;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v000001ce512c5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v000001ce512c5ef0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v000001ce512c5ef0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.15 ;
T_10.13 ;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.11 ;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v000001ce512c6530_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ce512c5770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.17 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v000001ce512c6530_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ce512c5770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.19 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v000001ce512c5770_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
T_10.21 ;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ce5125f6f0_0, 0, 8;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ce51233d40;
T_11 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c6530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce5125fb50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ce5125fc90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c6530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce5125fb50_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c6530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce5125fb50_0, 0;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v000001ce512c5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v000001ce512c6490_0;
    %assign/vec4 v000001ce512c63f0_0, 0;
T_11.10 ;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v000001ce512c5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v000001ce512c6530_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.14, 4;
    %load/vec4 v000001ce512c63f0_0;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v000001ce512c63f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %load/vec4 v000001ce512c6530_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ce512c6530_0, 0;
T_11.15 ;
T_11.12 ;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000001ce512c56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce512c63f0_0, 0;
    %load/vec4 v000001ce5125f470_0;
    %pad/u 8;
    %assign/vec4 v000001ce5125fb50_0, 0;
    %load/vec4 v000001ce512c6530_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ce512c6530_0, 0;
T_11.16 ;
    %jmp T_11.9;
T_11.6 ;
    %jmp T_11.9;
T_11.7 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ce51233d40;
T_12 ;
    %wait E_000001ce51267760;
    %load/vec4 v000001ce512c6030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce512c6b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce5125f290_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ce5125fc90_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ce512c5ef0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001ce512c6b70_0, 0;
    %load/vec4 v000001ce5125fc90_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ce512c5ef0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001ce5125f290_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ce51202a80;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c67b0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000001ce51202a80;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v000001ce512c67b0_0;
    %inv;
    %store/vec4 v000001ce512c67b0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ce51202a80;
T_15 ;
    %vpi_func 4 70 "$fopen" 32, "pattern.txt", "r" {0 0 0};
    %store/vec4 v000001ce512c6c10_0, 0, 32;
    %vpi_func 4 71 "$fscanf" 32, v000001ce512c6c10_0, "%d\012", v000001ce512c5810_0 {0 0 0};
    %store/vec4 v000001ce512c5db0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c67b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c5d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c5630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c6f30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce512c6e90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ce512c5310_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce512c5130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce512c5130_0, 0, 1;
    %wait E_000001ce512674a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce512c6210_0, 0, 32;
T_15.0 ;
    %load/vec4 v000001ce512c6210_0;
    %load/vec4 v000001ce512c5810_0;
    %cmp/s;
    %jmp/0xz T_15.1, 5;
    %fork TD_SPI_Master_TB.u_SPI_Master_PAEETRN.write_data, S_000001ce51202da0;
    %join;
    %fork TD_SPI_Master_TB.u_SPI_Master_PAEETRN.read_data, S_000001ce51202c10;
    %join;
    %load/vec4 v000001ce512c6210_0;
    %load/vec4 v000001ce512c5810_0;
    %cmp/s;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v000001ce512c6210_0;
    %addi 1, 0, 32;
    %vpi_call 4 90 "$display", S<0,vec4,s32> {1 0 0};
T_15.2 ;
    %load/vec4 v000001ce512c6210_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce512c6210_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 4 93 "$finish" {0 0 0};
    %delay 855000, 0;
    %vpi_call 4 108 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001ce51202a80;
T_16 ;
    %delay 10000, 0;
    %load/vec4 v000001ce512c5d10_0;
    %inv;
    %store/vec4 v000001ce512c5d10_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ce51234b80;
T_17 ;
    %vpi_call 2 37 "$dumpfile", "SPI_Master.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "SPI_Master_TB.v";
    "./SPI_Master.v";
    "./SPI_Master_PATTERN.v";
>>>>>>> 39059d7608a97f01c32b431de6bb75b2ca74f4cd
