
---------- Begin Simulation Statistics ----------
final_tick                                38902083750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 314814                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678112                       # Number of bytes of host memory used
host_op_rate                                   335668                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   230.29                       # Real time elapsed on the host
host_tick_rate                              168928776                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72497445                       # Number of instructions simulated
sim_ops                                      77299826                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038902                       # Number of seconds simulated
sim_ticks                                 38902083750                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.487410                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4732919                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5348692                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                161                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            127753                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           6612757                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             463547                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          464681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1134                       # Number of indirect misses.
system.cpu.branchPred.lookups                10661974                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1780494                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        56749                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 261098883                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38750038                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            127285                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   10448354                       # Number of branches committed
system.cpu.commit.bw_lim_events                183285                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          662557                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             72497445                       # Number of instructions committed
system.cpu.commit.committedOps               77299826                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     62029591                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.246177                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.304907                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18003399     29.02%     29.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26348249     42.48%     71.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9781184     15.77%     87.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3790762      6.11%     93.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1942939      3.13%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1284987      2.07%     98.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       509550      0.82%     99.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       185236      0.30%     99.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       183285      0.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     62029591                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2070554                       # Number of function calls committed.
system.cpu.commit.int_insts                  71607231                       # Number of committed integer instructions.
system.cpu.commit.loads                       8670131                       # Number of loads committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         62457705     80.80%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          913861      1.18%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8670131     11.22%     93.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5258125      6.80%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          77299826                       # Class of committed instruction
system.cpu.commit.refs                       13928256                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    72497445                       # Number of Instructions Simulated
system.cpu.committedOps                      77299826                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.858559                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.858559                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 40380                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   499                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              4847712                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               78603115                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 23776759                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  38236516                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 127486                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                284514                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   599                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    10661974                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  23644845                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      38331950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 59503                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       74242620                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           193                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  255940                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.171295                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           23721595                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6976960                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.192780                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           62181740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.271540                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.260246                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23859567     38.37%     38.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 16947397     27.25%     65.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2005186      3.22%     68.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 19369590     31.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             62181740                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           61595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               127348                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10496868                       # Number of branches executed
system.cpu.iew.exec_nop                             2                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.248967                       # Inst execution rate
system.cpu.iew.exec_refs                     13987917                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5258506                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24663                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8795482                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 65                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5270038                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            78113788                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8729411                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            157772                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              77739856                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   108                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 127486                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   108                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           157718                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       125351                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        11913                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            189                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19290                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         108058                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  85525254                       # num instructions consuming a value
system.cpu.iew.wb_count                      77704496                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.579164                       # average fanout of values written-back
system.cpu.iew.wb_producers                  49533117                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.248399                       # insts written-back per cycle
system.cpu.iew.wb_sent                       77704552                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 94030768                       # number of integer regfile reads
system.cpu.int_regfile_writes                55005128                       # number of integer regfile writes
system.cpu.ipc                               1.164742                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.164742                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                17      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              62939062     80.80%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               927667      1.19%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8771949     11.26%     93.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5258929      6.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               77897628                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6278214                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.080596                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4323503     68.87%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    155      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     68.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 848878     13.52%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1105678     17.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               84175825                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          224261626                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     77704496                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          78927934                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   78113669                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  77897628                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 117                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          813959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6416                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined      1381795                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      62181740                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.252741                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.814003                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11358153     18.27%     18.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            27120082     43.61%     61.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20333224     32.70%     94.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3370026      5.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 255      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        62181740                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.251502                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            152630                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               22                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8795482                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5270038                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                13953430                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         62243335                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   32185                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              94287631                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                 24016033                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                   377                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             354852257                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               78296324                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            95561097                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  37997797                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5220                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 127486                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                143690                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                  5801                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1273465                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        101339810                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2438                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 70                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1366                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             64                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               32                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    139808532                       # The number of ROB reads
system.cpu.rob.rob_writes                   156076916                       # The number of ROB writes
system.cpu.timesIdled                             626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1039                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1433                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                908                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           909                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        66432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   66432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1039                       # Request fanout histogram
system.membus.respLayer1.occupancy            5522000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1481125                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               993                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          301                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             130                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           804                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          191                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        70656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  91264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1125                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.047111                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.211971                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1072     95.29%     95.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     53      4.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1125                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1274375                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            603744                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1506873                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   55                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   23                       # number of demand (read+write) hits
system.l2.demand_hits::total                       78                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  55                       # number of overall hits
system.l2.overall_hits::.cpu.data                  23                       # number of overall hits
system.l2.overall_hits::total                      78                       # number of overall hits
system.l2.demand_misses::.cpu.inst                749                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                298                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1047                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               749                       # number of overall misses
system.l2.overall_misses::.cpu.data               298                       # number of overall misses
system.l2.overall_misses::total                  1047                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61963125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     28633750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         90596875                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61963125                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     28633750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        90596875                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1125                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1125                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.931592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.928349                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.930667                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.931592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.928349                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.930667                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82727.803738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96086.409396                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86529.966571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82727.803738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96086.409396                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86529.966571                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1039                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52283750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     24455375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     76739125                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52283750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     24455375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     76739125                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.929104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.909657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.923556                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.929104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.909657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.923556                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69991.633199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83751.284247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73858.638114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69991.633199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83751.284247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73858.638114                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          270                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              270                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          270                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          270                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 130                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     12418125                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12418125                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95524.038462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95524.038462                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10757500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10757500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        82750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        82750                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61963125                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61963125                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.931592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.931592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82727.803738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82727.803738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          747                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          747                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52283750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52283750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.929104                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.929104                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69991.633199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69991.633199                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16215625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16215625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.879581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.879581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96521.577381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96521.577381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13697875                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13697875                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.848168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.848168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84554.783951                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84554.783951                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   724.730100                       # Cycle average of tags in use
system.l2.tags.total_refs                        1393                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1038                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.342004                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       488.849026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       235.881074                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.029837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.014397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.044234                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          725                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.063354                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     12254                       # Number of tag accesses
system.l2.tags.data_accesses                    12254                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          47808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              66496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        47808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47808                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1039                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1228932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            480386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1709317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1228932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1228932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1228932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           480386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1709317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11661500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                31142750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11223.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29973.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      770                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1039                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.212928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.727655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.398961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          124     47.15%     47.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           49     18.63%     65.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31     11.79%     77.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      6.08%     83.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      4.18%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.42%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.76%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.90%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      6.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          263                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  66496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   66496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         1.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38902005000                       # Total gap between requests
system.mem_ctrls.avgGap                   37441775.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        47808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1228931.599325961666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 480385.578317511128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          747                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19465750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11677000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26058.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39989.73                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    74.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               956760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               500940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2499000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3070741440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        605429490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14428564800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18108692430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.494151                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37505028000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1298960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     98095750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               963900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               497145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4919460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3070741440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        602554980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14430985440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18110662365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.544789                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37511773750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1298960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     91350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     38902083750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     23643863                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23643863                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23643863                       # number of overall hits
system.cpu.icache.overall_hits::total        23643863                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          982                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            982                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          982                       # number of overall misses
system.cpu.icache.overall_misses::total           982                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     75789999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75789999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     75789999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75789999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23644845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23644845                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23644845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23644845                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77179.225051                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77179.225051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77179.225051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77179.225051                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          178                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          804                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          804                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          804                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64218750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64218750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64218750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64218750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79874.067164                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79874.067164                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79874.067164                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79874.067164                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23643863                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23643863                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          982                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           982                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     75789999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75789999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23644845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23644845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77179.225051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77179.225051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64218750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64218750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79874.067164                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79874.067164                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           424.822984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23644666                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               803                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29445.412204                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.822984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.829732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.829732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          94580183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         94580183                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     13430022                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13430022                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13430022                       # number of overall hits
system.cpu.dcache.overall_hits::total        13430022                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1367                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1367                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1367                       # number of overall misses
system.cpu.dcache.overall_misses::total          1367                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    112128124                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    112128124                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    112128124                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    112128124                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13431389                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13431389                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13431389                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13431389                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000102                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000102                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82024.962692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82024.962692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82024.962692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82024.962692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1046                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1046                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          321                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29569375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29569375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29569375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29569375                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92116.433022                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92116.433022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92116.433022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92116.433022                       # average overall mshr miss latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8571157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8571157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          370                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           370                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30254375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30254375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8571527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8571527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81768.581081                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81768.581081                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          179                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16905625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16905625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88511.125654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88511.125654                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4858865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4858865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     81873749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     81873749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4859862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4859862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82120.109328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82120.109328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          867                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          867                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12663750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12663750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97413.461538                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97413.461538                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       146875                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       146875                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73437.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73437.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38902083750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           257.870426                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13430442                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          41970.131250                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   257.870426                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.503653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.503653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.611328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53726284                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53726284                       # Number of data accesses

---------- End Simulation Statistics   ----------
