# Reading pref.tcl
# do Teclado_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Teclado {C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Teclado/teclado.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:57 on Jun 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Teclado" C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Teclado/teclado.v 
# -- Compiling module Teclado
# 
# Top level modules:
# 	Teclado
# End time: 19:29:57 on Jun 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Teclado {C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Teclado/teclado_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:57 on Jun 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Teclado" C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Teclado/teclado_TB.v 
# -- Compiling module teclado_TB
# 
# Top level modules:
# 	teclado_TB
# End time: 19:29:57 on Jun 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  teclado_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" teclado_TB 
# Start time: 19:29:57 on Jun 22,2021
# Loading work.teclado_TB
# Loading work.Teclado
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Valor de: posicion =   x
# Valor de: posicion =   0
# Valor de: posicion =   0
# Valor de: posicion =   0
# Valor de: posicion =   0
# ** Note: $finish    : C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Teclado/teclado_TB.v(59)
#    Time: 250 ns  Iteration: 0  Instance: /teclado_TB
# 1
# Break in NamedBeginStat TEST_CASE at C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Teclado/teclado_TB.v line 59
# End time: 19:31:57 on Jun 22,2021, Elapsed time: 0:02:00
# Errors: 0, Warnings: 0
