Analysis of cache invalidation patterns in multiprocessors