{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0976,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09908,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.002404,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00193523,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00108068,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00193523,
	"finish__design__instance__count__class:buffer": 14,
	"finish__design__instance__area__class:buffer": 31.654,
	"finish__design__instance__count__class:timing_repair_buffer": 75,
	"finish__design__instance__area__class:timing_repair_buffer": 68.362,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 8.512,
	"finish__design__instance__count__class:sequential_cell": 79,
	"finish__design__instance__area__class:sequential_cell": 420.812,
	"finish__design__instance__count__class:multi_input_combinational_cell": 149,
	"finish__design__instance__area__class:multi_input_combinational_cell": 248.976,
	"finish__design__instance__count": 328,
	"finish__design__instance__area": 778.316,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.801251,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.896664,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000932986,
	"finish__power__switching__total": 0.000266238,
	"finish__power__leakage__total": 1.58335e-05,
	"finish__power__total": 0.00121506,
	"finish__design__io": 78,
	"finish__design__die__area": 1590.41,
	"finish__design__core__area": 1369.37,
	"finish__design__instance__count": 380,
	"finish__design__instance__area": 792.148,
	"finish__design__instance__count__stdcell": 380,
	"finish__design__instance__area__stdcell": 792.148,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.578477,
	"finish__design__instance__utilization__stdcell": 0.578477,
	"finish__design__rows": 26,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 26,
	"finish__design__sites": 5148,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5148,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}