# Cryptography_DE
Designed a cipher circuit and decryption circuit using a Linear Feedback Shift Register to generate a random sequence and made the cipher using the 8-bit pseudo random sequence and logic gates

This repo has the Verilog HDL file of the code for the Cipher
