// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------

using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.General;

[TestClass]
public class Arm64InstructionFactoryTests_LDRH_General : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LDRH"/>.
    /// </summary>
    [TestMethod]
    public void Test_LDRH_32_ldst_immpost_0()
    {
        TestInst(LDRH(W0, _[X2], 5), asm => asm.LDRH(W0, _[X2], 5), Arm64InstructionId.LDRH_32_ldst_immpost, Arm64Mnemonic.LDRH, "LDRH W0, [X2], #5");
        TestInst(LDRH(W15, _[X2], 5), asm => asm.LDRH(W15, _[X2], 5), Arm64InstructionId.LDRH_32_ldst_immpost, Arm64Mnemonic.LDRH, "LDRH W15, [X2], #5");
        TestInst(LDRH(WZR, _[X2], 5), asm => asm.LDRH(WZR, _[X2], 5), Arm64InstructionId.LDRH_32_ldst_immpost, Arm64Mnemonic.LDRH, "LDRH WZR, [X2], #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LDRH"/>.
    /// </summary>
    [TestMethod]
    public void Test_LDRH_32_ldst_immpre_1()
    {
        TestInst(LDRH(W0, _[X2, 5].Pre), asm => asm.LDRH(W0, _[X2, 5].Pre), Arm64InstructionId.LDRH_32_ldst_immpre, Arm64Mnemonic.LDRH, "LDRH W0, [X2, #5]!");
        TestInst(LDRH(W15, _[X2, 5].Pre), asm => asm.LDRH(W15, _[X2, 5].Pre), Arm64InstructionId.LDRH_32_ldst_immpre, Arm64Mnemonic.LDRH, "LDRH W15, [X2, #5]!");
        TestInst(LDRH(WZR, _[X2, 5].Pre), asm => asm.LDRH(WZR, _[X2, 5].Pre), Arm64InstructionId.LDRH_32_ldst_immpre, Arm64Mnemonic.LDRH, "LDRH WZR, [X2, #5]!");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LDRH"/>.
    /// </summary>
    [TestMethod]
    public void Test_LDRH_32_ldst_pos_2()
    {
        TestInst(LDRH(W0, _[X2, 5]), asm => asm.LDRH(W0, _[X2, 5]), Arm64InstructionId.LDRH_32_ldst_pos, Arm64Mnemonic.LDRH, "LDRH W0, [X2, #5]");
        TestInst(LDRH(W15, _[X2, 5]), asm => asm.LDRH(W15, _[X2, 5]), Arm64InstructionId.LDRH_32_ldst_pos, Arm64Mnemonic.LDRH, "LDRH W15, [X2, #5]");
        TestInst(LDRH(WZR, _[X2, 5]), asm => asm.LDRH(WZR, _[X2, 5]), Arm64InstructionId.LDRH_32_ldst_pos, Arm64Mnemonic.LDRH, "LDRH WZR, [X2, #5]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LDRH"/>.
    /// </summary>
    [TestMethod]
    public void Test_LDRH_32_ldst_regoff_3()
    {
        TestInst(LDRH(W0, _[X2, X3, _LSL, 1]), asm => asm.LDRH(W0, _[X2, X3, _LSL, 1]), Arm64InstructionId.LDRH_32_ldst_regoff, Arm64Mnemonic.LDRH, "LDRH W0, [X2, X3, LSL #1]");
        TestInst(LDRH(W15, _[X2, X3, _LSL, 1]), asm => asm.LDRH(W15, _[X2, X3, _LSL, 1]), Arm64InstructionId.LDRH_32_ldst_regoff, Arm64Mnemonic.LDRH, "LDRH W15, [X2, X3, LSL #1]");
        TestInst(LDRH(WZR, _[X2, X3, _LSL, 1]), asm => asm.LDRH(WZR, _[X2, X3, _LSL, 1]), Arm64InstructionId.LDRH_32_ldst_regoff, Arm64Mnemonic.LDRH, "LDRH WZR, [X2, X3, LSL #1]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LDRH"/>.
    /// </summary>
    [TestMethod]
    public void Test_LDRH_32_ldst_regoff_4()
    {
        TestInst(LDRH(W0, _[X2, W3, _UXTW, 1]), asm => asm.LDRH(W0, _[X2, W3, _UXTW, 1]), Arm64InstructionId.LDRH_32_ldst_regoff, Arm64Mnemonic.LDRH, "LDRH W0, [X2, W3, UXTW #1]");
        TestInst(LDRH(W15, _[X2, W3, _UXTW, 1]), asm => asm.LDRH(W15, _[X2, W3, _UXTW, 1]), Arm64InstructionId.LDRH_32_ldst_regoff, Arm64Mnemonic.LDRH, "LDRH W15, [X2, W3, UXTW #1]");
        TestInst(LDRH(WZR, _[X2, W3, _UXTW, 1]), asm => asm.LDRH(WZR, _[X2, W3, _UXTW, 1]), Arm64InstructionId.LDRH_32_ldst_regoff, Arm64Mnemonic.LDRH, "LDRH WZR, [X2, W3, UXTW #1]");
    }
}
