

================================================================
== Vitis HLS Report for 'forward'
================================================================
* Date:           Fri Oct  4 14:45:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  3817045|  3817045|  12.711 ms|  12.711 ms|  3612687|  3612687|  dataflow|
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                      |                   |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +----------------------+-------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |Loop_loop0_proc_U0    |Loop_loop0_proc    |   204335|   204335|   0.680 ms|   0.680 ms|   204335|   204335|       no|
        |Loop_loop6_proc1_U0   |Loop_loop6_proc1   |  3612686|  3612686|  12.030 ms|  12.030 ms|  3612686|  3612686|       no|
        |Loop_loop11_proc2_U0  |Loop_loop11_proc2  |  3211275|  3211275|  10.694 ms|  10.694 ms|  3211275|  3211275|       no|
        |Loop_loop15_proc3_U0  |Loop_loop15_proc3  |   100361|   100361|   0.334 ms|   0.334 ms|   100361|   100361|       no|
        |Loop_loop18_proc4_U0  |Loop_loop18_proc4  |   100355|   100355|   0.334 ms|   0.334 ms|   100355|   100355|       no|
        +----------------------+-------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        3|     -|      285|      234|    -|
|Instance             |      588|    12|     3002|     4427|    0|
|Memory               |      406|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      997|    12|     3290|     4704|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       74|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       24|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+----+------+------+-----+
    |Loop_loop0_proc_U0    |Loop_loop0_proc    |        0|   2|   384|   878|    0|
    |Loop_loop11_proc2_U0  |Loop_loop11_proc2  |      392|   3|   999|  1361|    0|
    |Loop_loop15_proc3_U0  |Loop_loop15_proc3  |        0|   3|   306|   229|    0|
    |Loop_loop18_proc4_U0  |Loop_loop18_proc4  |        0|   0|   122|   387|    0|
    |Loop_loop6_proc1_U0   |Loop_loop6_proc1   |      196|   4|  1191|  1572|    0|
    +----------------------+-------------------+---------+----+------+------+-----+
    |Total                 |                   |      588|  12|  3002|  4427|    0|
    +----------------------+-------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v4_U   |v4_RAM_AUTO_1R1W  |      406|  0|   0|    0|  103968|   32|     1|      3326976|
    +-------+------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                  |      406|  0|   0|    0|  103968|   32|     1|      3326976|
    +-------+------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    +-------+---------+----+----+-----+--------+-----+---------+
    |  Name | BRAM_18K| FF | LUT| URAM|  Depth | Bits| Size:D*B|
    +-------+---------+----+----+-----+--------+-----+---------+
    |v13_U  |        1|  95|   0|    -|  100352|   32|  3211264|
    |v27_U  |        1|  95|   0|    -|  100352|   32|  3211264|
    |v39_U  |        1|  95|   0|    -|  100352|   32|  3211264|
    +-------+---------+----+----+-----+--------+-----+---------+
    |Total  |        3| 285|   0|    0|  301056|   96|  9633792|
    +-------+---------+----+----+-----+--------+-----+---------+

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Loop_loop0_proc_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |Loop_loop11_proc2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Loop_loop6_proc1_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |ap_idle                                |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_Loop_loop0_proc_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_loop11_proc2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_loop6_proc1_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  16|           8|           8|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Loop_loop0_proc_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_Loop_loop11_proc2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_loop6_proc1_U0_ap_ready   |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  27|          6|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Loop_loop0_proc_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_Loop_loop11_proc2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_loop6_proc1_U0_ap_ready   |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  3|   0|    3|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|       forward|  return value|
|v0_address0  |  out|   17|   ap_memory|            v0|         array|
|v0_ce0       |  out|    1|   ap_memory|            v0|         array|
|v0_d0        |  out|   32|   ap_memory|            v0|         array|
|v0_q0        |   in|   32|   ap_memory|            v0|         array|
|v0_we0       |  out|    1|   ap_memory|            v0|         array|
|v0_address1  |  out|   17|   ap_memory|            v0|         array|
|v0_ce1       |  out|    1|   ap_memory|            v0|         array|
|v0_d1        |  out|   32|   ap_memory|            v0|         array|
|v0_q1        |   in|   32|   ap_memory|            v0|         array|
|v0_we1       |  out|    1|   ap_memory|            v0|         array|
|v1_address0  |  out|    6|   ap_memory|            v1|         array|
|v1_ce0       |  out|    1|   ap_memory|            v1|         array|
|v1_d0        |  out|   32|   ap_memory|            v1|         array|
|v1_q0        |   in|   32|   ap_memory|            v1|         array|
|v1_we0       |  out|    1|   ap_memory|            v1|         array|
|v1_address1  |  out|    6|   ap_memory|            v1|         array|
|v1_ce1       |  out|    1|   ap_memory|            v1|         array|
|v1_d1        |  out|   32|   ap_memory|            v1|         array|
|v1_q1        |   in|   32|   ap_memory|            v1|         array|
|v1_we1       |  out|    1|   ap_memory|            v1|         array|
|v2_address0  |  out|    7|   ap_memory|            v2|         array|
|v2_ce0       |  out|    1|   ap_memory|            v2|         array|
|v2_d0        |  out|   32|   ap_memory|            v2|         array|
|v2_q0        |   in|   32|   ap_memory|            v2|         array|
|v2_we0       |  out|    1|   ap_memory|            v2|         array|
|v2_address1  |  out|    7|   ap_memory|            v2|         array|
|v2_ce1       |  out|    1|   ap_memory|            v2|         array|
|v2_d1        |  out|   32|   ap_memory|            v2|         array|
|v2_q1        |   in|   32|   ap_memory|            v2|         array|
|v2_we1       |  out|    1|   ap_memory|            v2|         array|
|v3_address0  |  out|   17|   ap_memory|            v3|         array|
|v3_ce0       |  out|    1|   ap_memory|            v3|         array|
|v3_d0        |  out|   32|   ap_memory|            v3|         array|
|v3_q0        |   in|   32|   ap_memory|            v3|         array|
|v3_we0       |  out|    1|   ap_memory|            v3|         array|
|v3_address1  |  out|   17|   ap_memory|            v3|         array|
|v3_ce1       |  out|    1|   ap_memory|            v3|         array|
|v3_d1        |  out|   32|   ap_memory|            v3|         array|
|v3_q1        |   in|   32|   ap_memory|            v3|         array|
|v3_we1       |  out|    1|   ap_memory|            v3|         array|
+-------------+-----+-----+------------+--------------+--------------+

