{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574873136304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574873136308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 16:45:36 2019 " "Processing started: Wed Nov 27 16:45:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574873136308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574873136308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574873136308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574873137168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "M:/Assignment_1/Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregistertx.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregistertx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterTx " "Found entity 1: ShiftRegisterTx" {  } { { "ShiftRegisterTx.v" "" { Text "M:/Assignment_1/ShiftRegisterTx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregisterrx.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregisterrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterRx " "Found entity 1: ShiftRegisterRx" {  } { { "ShiftRegisterRx.v" "" { Text "M:/Assignment_1/ShiftRegisterRx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritygeneratortx.v 1 1 " "Found 1 design units, including 1 entities, in source file paritygeneratortx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParityGeneratorTx " "Found entity 1: ParityGeneratorTx" {  } { { "ParityGeneratorTx.v" "" { Text "M:/Assignment_1/ParityGeneratorTx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "errordetectorrx.v 1 1 " "Found 1 design units, including 1 entities, in source file errordetectorrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ErrorDetectorRx " "Found entity 1: ErrorDetectorRx" {  } { { "ErrorDetectorRx.v" "" { Text "M:/Assignment_1/ErrorDetectorRx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7segmentrx.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7segmentrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7SegmentRx " "Found entity 1: Decoder7SegmentRx" {  } { { "Decoder7SegmentRx.v" "" { Text "M:/Assignment_1/Decoder7SegmentRx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataregistertx.v 1 1 " "Found 1 design units, including 1 entities, in source file dataregistertx.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataRegisterTx " "Found entity 1: DataRegisterTx" {  } { { "DataRegisterTx.v" "" { Text "M:/Assignment_1/DataRegisterTx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataregisterrx.v 1 1 " "Found 1 design units, including 1 entities, in source file dataregisterrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataRegisterRx " "Found entity 1: DataRegisterRx" {  } { { "DataRegisterRx.v" "" { Text "M:/Assignment_1/DataRegisterRx.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD load ControllerTx.v(23) " "Verilog HDL Declaration information at ControllerTx.v(23): object \"LOAD\" differs only in case from object \"load\" in the same scope" {  } { { "ControllerTx.v" "" { Text "M:/Assignment_1/ControllerTx.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574873137462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertx.v 1 1 " "Found 1 design units, including 1 entities, in source file controllertx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerTx " "Found entity 1: ControllerTx" {  } { { "ControllerTx.v" "" { Text "M:/Assignment_1/ControllerTx.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD load ControllerRx.v(25) " "Verilog HDL Declaration information at ControllerRx.v(25): object \"LOAD\" differs only in case from object \"load\" in the same scope" {  } { { "ControllerRx.v" "" { Text "M:/Assignment_1/ControllerRx.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574873137480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllerrx.v 1 1 " "Found 1 design units, including 1 entities, in source file controllerrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerRx " "Found entity 1: ControllerRx" {  } { { "ControllerRx.v" "" { Text "M:/Assignment_1/ControllerRx.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcountertx.v 1 1 " "Found 1 design units, including 1 entities, in source file bitcountertx.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitCounterTx " "Found entity 1: BitCounterTx" {  } { { "BitCounterTx.v" "" { Text "M:/Assignment_1/BitCounterTx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounterrx.v 1 1 " "Found 1 design units, including 1 entities, in source file bitcounterrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitCounterRx " "Found entity 1: BitCounterRx" {  } { { "BitCounterRx.v" "" { Text "M:/Assignment_1/BitCounterRx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudgeneratortx.v 1 1 " "Found 1 design units, including 1 entities, in source file baudgeneratortx.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudGeneratorTx " "Found entity 1: BaudGeneratorTx" {  } { { "BaudGeneratorTx.v" "" { Text "M:/Assignment_1/BaudGeneratorTx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudgeneratorrx.v 1 1 " "Found 1 design units, including 1 entities, in source file baudgeneratorrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudGeneratorRx " "Found entity 1: BaudGeneratorRx" {  } { { "BaudGeneratorRx.v" "" { Text "M:/Assignment_1/BaudGeneratorRx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574873137547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574873137547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574873137640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudGeneratorTx BaudGeneratorTx:BGTx " "Elaborating entity \"BaudGeneratorTx\" for hierarchy \"BaudGeneratorTx:BGTx\"" {  } { { "Top.v" "BGTx" { Text "M:/Assignment_1/Top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudGeneratorRx BaudGeneratorRx:BGRx " "Elaborating entity \"BaudGeneratorRx\" for hierarchy \"BaudGeneratorRx:BGRx\"" {  } { { "Top.v" "BGRx" { Text "M:/Assignment_1/Top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegisterTx DataRegisterTx:DRTx " "Elaborating entity \"DataRegisterTx\" for hierarchy \"DataRegisterTx:DRTx\"" {  } { { "Top.v" "DRTx" { Text "M:/Assignment_1/Top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegisterRx DataRegisterRx:DRRx " "Elaborating entity \"DataRegisterRx\" for hierarchy \"DataRegisterRx:DRRx\"" {  } { { "Top.v" "DRRx" { Text "M:/Assignment_1/Top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegisterTx ShiftRegisterTx:SRTx " "Elaborating entity \"ShiftRegisterTx\" for hierarchy \"ShiftRegisterTx:SRTx\"" {  } { { "Top.v" "SRTx" { Text "M:/Assignment_1/Top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegisterRx ShiftRegisterRx:SRRx " "Elaborating entity \"ShiftRegisterRx\" for hierarchy \"ShiftRegisterRx:SRRx\"" {  } { { "Top.v" "SRRx" { Text "M:/Assignment_1/Top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitCounterTx BitCounterTx:BCTx " "Elaborating entity \"BitCounterTx\" for hierarchy \"BitCounterTx:BCTx\"" {  } { { "Top.v" "BCTx" { Text "M:/Assignment_1/Top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitCounterRx BitCounterRx:BCRx " "Elaborating entity \"BitCounterRx\" for hierarchy \"BitCounterRx:BCRx\"" {  } { { "Top.v" "BCRx" { Text "M:/Assignment_1/Top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7SegmentRx Decoder7SegmentRx:D7SHex6 " "Elaborating entity \"Decoder7SegmentRx\" for hierarchy \"Decoder7SegmentRx:D7SHex6\"" {  } { { "Top.v" "D7SHex6" { Text "M:/Assignment_1/Top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerTx ControllerTx:CTx " "Elaborating entity \"ControllerTx\" for hierarchy \"ControllerTx:CTx\"" {  } { { "Top.v" "CTx" { Text "M:/Assignment_1/Top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerRx ControllerRx:CRx " "Elaborating entity \"ControllerRx\" for hierarchy \"ControllerRx:CRx\"" {  } { { "Top.v" "CRx" { Text "M:/Assignment_1/Top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityGeneratorTx ParityGeneratorTx:PGTx " "Elaborating entity \"ParityGeneratorTx\" for hierarchy \"ParityGeneratorTx:PGTx\"" {  } { { "Top.v" "PGTx" { Text "M:/Assignment_1/Top.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErrorDetectorRx ErrorDetectorRx:EDRx " "Elaborating entity \"ErrorDetectorRx\" for hierarchy \"ErrorDetectorRx:EDRx\"" {  } { { "Top.v" "EDRx" { Text "M:/Assignment_1/Top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574873137870 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1574873138530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/Assignment_1/output_files/Top.map.smsg " "Generated suppressed messages file M:/Assignment_1/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1574873138668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574873139293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574873139293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574873139463 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574873139463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574873139463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574873139463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574873139556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 16:45:39 2019 " "Processing ended: Wed Nov 27 16:45:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574873139556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574873139556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574873139556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574873139556 ""}
