verilog xil_defaultlib --include "../../../../sha256_accelerator.srcs/sources_1/bd/src/hdl" --include "../../../../sha256_accelerator.srcs/sources_1/bd/cpu/ipshared/ec67/hdl" --include "../../../../sha256_accelerator.srcs/sources_1/bd/cpu/ipshared/4fba" \
"../../../../sha256_accelerator.srcs/sources_1/bd/src/hdl/axi_sha256_v1_0_S_AXI.v" \
"../../../../sha256_accelerator.srcs/sources_1/bd/src/hdl/compressor.v" \
"../../../../sha256_accelerator.srcs/sources_1/bd/src/hdl/hasher.v" \
"../../../../sha256_accelerator.srcs/sources_1/bd/src/hdl/padder.v" \
"../../../../sha256_accelerator.srcs/sources_1/bd/src/hdl/reg_delay.v" \
"../../../../sha256_accelerator.srcs/sources_1/bd/src/hdl/rom.v" \
"../../../../sha256_accelerator.srcs/sources_1/bd/src/hdl/scheduler.v" \
"../../../../sha256_accelerator.srcs/sources_1/bd/src/hdl/sha256_update.v" \
"../../../../sha256_accelerator.srcs/sources_1/bd/src/hdl/sha256_update_no_padder.v" \
"../../../../sha256_accelerator.srcs/sources_1/bd/src/hdl/axi_sha256_v1_0.v" \
"../../../bd/cpu/ip/cpu_axi_sha256_0_1/sim/cpu_axi_sha256_0_1.v" \
"../../../bd/cpu/ip/cpu_lmb_bram_0/sim/cpu_lmb_bram_0.v" \
"../../../bd/cpu/ip/cpu_xbar_0/sim/cpu_xbar_0.v" \
"../../../bd/cpu/ip/cpu_microblaze_0_xlconcat_0/sim/cpu_microblaze_0_xlconcat_0.v" \
"../../../bd/cpu/ip/cpu_clk_wiz_1_0/cpu_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/cpu/ip/cpu_clk_wiz_1_0/cpu_clk_wiz_1_0.v" \
"../../../bd/cpu/sim/cpu.v" \
"../../../bd/cpu/ip/cpu_auto_pc_0/sim/cpu_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
