

================================================================
== Vivado HLS Report for 'U_drain_IO_L1_out_boundary_8_8_s'
================================================================
* Date:           Mon Jun 14 19:29:34 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12| 39.996 ns | 39.996 ns |   12|   12|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         2|          1|          1|     4|    yes   |
        |- Loop 2  |        4|        4|         2|          1|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_31 = alloca float"   --->   Operation 9 'alloca' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_32 = alloca float"   --->   Operation 10 'alloca' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_33 = alloca float"   --->   Operation 11 'alloca' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_02_0_i = phi i4 [ -8, %0 ], [ %c2_V, %hls_label_231_end ]"   --->   Operation 15 'phi' 'p_02_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%local_U_0_0_040_load = load float* %tmp" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 16 'load' 'local_U_0_0_040_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_31_load = load float* %tmp_31" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 17 'load' 'tmp_31_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_32_load = load float* %tmp_32" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 18 'load' 'tmp_32_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_33_load = load float* %tmp_33" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 19 'load' 'tmp_33_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln587 = icmp eq i4 %p_02_0_i, -4" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 20 'icmp' 'icmp_ln587' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln587, label %"U_drain_IO_L1_out_intra_trans<8, 8>.exit.preheader", label %hls_label_231_begin" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.22ns)   --->   "%xor_ln592 = xor i4 %p_02_0_i, -8" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 23 'xor' 'xor_ln592' <Predicate = (!icmp_ln587)> <Delay = 0.22> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.65ns)   --->   "switch i4 %xor_ln592, label %branch15 [
    i4 0, label %hls_label_231_begin.hls_label_231_end_crit_edge
    i4 1, label %branch13
    i4 2, label %branch14
  ]" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 24 'switch' <Predicate = (!icmp_ln587)> <Delay = 0.65>
ST_2 : Operation 25 [1/1] (0.33ns)   --->   "%c2_V = add i4 %p_02_0_i, 1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 25 'add' 'c2_V' <Predicate = (!icmp_ln587)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str42)" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 26 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:588->src/kernel_kernel.cpp:682]   --->   Operation 27 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.21ns)   --->   "%tmp_36 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682]   --->   Operation 28 'read' 'tmp_36' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "store float %tmp_36, float* %tmp_32" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 29 'store' <Predicate = (xor_ln592 == 2)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %hls_label_231_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 30 'br' <Predicate = (xor_ln592 == 2)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "store float %tmp_36, float* %tmp_31" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 31 'store' <Predicate = (xor_ln592 == 1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %hls_label_231_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 32 'br' <Predicate = (xor_ln592 == 1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "store float %tmp_36, float* %tmp" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 33 'store' <Predicate = (xor_ln592 == 0)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %hls_label_231_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 34 'br' <Predicate = (xor_ln592 == 0)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "store float %tmp_36, float* %tmp_33" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 35 'store' <Predicate = (xor_ln592 != 0 & xor_ln592 != 1 & xor_ln592 != 2)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %hls_label_231_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 36 'br' <Predicate = (xor_ln592 != 0 & xor_ln592 != 1 & xor_ln592 != 2)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_419 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str42, i32 %tmp_s)" [src/kernel_kernel.cpp:593->src/kernel_kernel.cpp:682]   --->   Operation 37 'specregionend' 'empty_419' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 38 'br' <Predicate = (!icmp_ln587)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 39 [1/1] (0.60ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<8, 8>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 0.72>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%c3_0_i = phi i3 [ %c3, %hls_label_232_end ], [ 0, %"U_drain_IO_L1_out_intra_trans<8, 8>.exit.preheader" ]"   --->   Operation 40 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.49ns)   --->   "%icmp_ln637 = icmp eq i3 %c3_0_i, -4" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 41 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_420 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 42 'speclooptripcount' 'empty_420' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.26ns)   --->   "%c3 = add i3 %c3_0_i, 1" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 43 'add' 'c3' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln637, label %"U_drain_IO_L1_out_inter_trans_boundary<8, 8>.exit", label %hls_label_232_begin" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.65ns)   --->   "switch i3 %c3_0_i, label %branch3 [
    i3 0, label %hls_label_232_end
    i3 1, label %branch1
    i3 2, label %branch2
  ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 45 'switch' <Predicate = (!icmp_ln637)> <Delay = 0.65>
ST_5 : Operation 46 [1/1] (0.63ns)   --->   "br label %hls_label_232_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 46 'br' <Predicate = (!icmp_ln637 & c3_0_i == 2)> <Delay = 0.63>
ST_5 : Operation 47 [1/1] (0.63ns)   --->   "br label %hls_label_232_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 47 'br' <Predicate = (!icmp_ln637 & c3_0_i == 1)> <Delay = 0.63>
ST_5 : Operation 48 [1/1] (0.63ns)   --->   "br label %hls_label_232_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 48 'br' <Predicate = (!icmp_ln637 & c3_0_i != 0 & c3_0_i != 1 & c3_0_i != 2)> <Delay = 0.63>

State 6 <SV = 4> <Delay = 1.21>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str41)" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 49 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:638->src/kernel_kernel.cpp:686]   --->   Operation 50 'specpipeline' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%fifo_data = phi float [ %tmp_31_load, %branch1 ], [ %tmp_32_load, %branch2 ], [ %tmp_33_load, %branch3 ], [ %local_U_0_0_040_load, %hls_label_232_begin ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 51 'phi' 'fifo_data' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %fifo_data)" [src/kernel_kernel.cpp:641->src/kernel_kernel.cpp:686]   --->   Operation 52 'write' <Predicate = (!icmp_ln637)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_421 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str41, i32 %tmp_3)" [src/kernel_kernel.cpp:642->src/kernel_kernel.cpp:686]   --->   Operation 53 'specregionend' 'empty_421' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<8, 8>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 54 'br' <Predicate = (!icmp_ln637)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:690]   --->   Operation 55 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682) [11]  (0.603 ns)

 <State 2>: 0.884ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682) [11]  (0 ns)
	'xor' operation ('xor_ln592', src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682) [23]  (0.228 ns)
	blocking operation 0.656 ns on control path)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_U_drain_local_in_V' (src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682) [22]  (1.22 ns)
	'store' operation ('store_ln592', src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682) of variable 'tmp', src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682 on local variable 'tmp' [26]  (0 ns)

 <State 4>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c3') with incoming values : ('c3', src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686) [44]  (0.603 ns)

 <State 5>: 0.728ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln637', src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686) [45]  (0.5 ns)
	blocking operation 0.228 ns on control path)

 <State 6>: 1.22ns
The critical path consists of the following:
	'phi' operation ('fifo_data', src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686) with incoming values : ('local_U_0_0_040_load', src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686) ('tmp_31_load', src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686) ('tmp_32_load', src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686) ('tmp_33_load', src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686) [60]  (0 ns)
	fifo write on port 'fifo_U_drain_out_V' (src/kernel_kernel.cpp:641->src/kernel_kernel.cpp:686) [61]  (1.22 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
