5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd slist2.vcd -o slist2.cdd -v slist2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" slist2.v 1 17 1
2 1 0 0 1 1 0 0 0 b
2 2 0 0 0 2a 20000 0 0 1 2 2
2 3 0 0 1 29 20000 1 2 1 2 2
2 4 0 0 1 1 0 0 0 c
2 5 0 0 0 2a 20000 0 0 1 2 2
2 6 0 0 1 29 20000 4 5 1 2 2
2 7 0 0 1 2b 20000 3 6 1 2 2
2 8 5 70008 2 45 21002 7 0 1 2 2
2 9 6 b000b 0 1 10 0 0 c
2 10 6 70007 0 1 10 0 0 b
2 11 6 7000b 0 8 20030 9 10 1 2 2
2 12 6 30003 0 1 400 0 0 a
2 13 6 3000b 0 37 6022 11 12
1 a 3 830004 1 0 0 0 1 33 2
1 b 3 30007 1 0 0 0 1 33 2
1 c 3 3000a 1 0 0 0 1 33 2
4 13 8 8
4 8 13 0
3 1 main.$u0 "main.$u0" slist2.v 0 15 1
