Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\myDevices\system10_pwm\adc_pwm.qsys --block-symbol-file --output-directory=C:\myDevices\system10_pwm\adc_pwm --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading system10_pwm/adc_pwm.qsys
Progress: Reading input file
Progress: Adding ADC [adc_ltc2308 1.1]
Progress: Parameterizing module ADC
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding clk [clock_source 17.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\myDevices\system10_pwm\adc_pwm.qsys --synthesis=VERILOG --output-directory=C:\myDevices\system10_pwm\adc_pwm\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading system10_pwm/adc_pwm.qsys
Progress: Reading input file
Progress: Adding ADC [adc_ltc2308 1.1]
Progress: Parameterizing module ADC
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding clk [clock_source 17.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adc_pwm: Generating adc_pwm "adc_pwm" for QUARTUS_SYNTH
Info: ADC: "adc_pwm" instantiated adc_ltc2308 "ADC"
Info: LEDs: Starting RTL generation for module 'adc_pwm_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=adc_pwm_LEDs --dir=C:/Users/milljohn/AppData/Local/Temp/alt7732_1546202768688279272.dir/0002_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/milljohn/AppData/Local/Temp/alt7732_1546202768688279272.dir/0002_LEDs_gen//adc_pwm_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'adc_pwm_LEDs'
Info: LEDs: "adc_pwm" instantiated altera_avalon_pio "LEDs"
Info: cpu: "adc_pwm" instantiated altera_nios2_gen2 "cpu"
Info: onchip_mem: Starting RTL generation for module 'adc_pwm_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=adc_pwm_onchip_mem --dir=C:/Users/milljohn/AppData/Local/Temp/alt7732_1546202768688279272.dir/0003_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/milljohn/AppData/Local/Temp/alt7732_1546202768688279272.dir/0003_onchip_mem_gen//adc_pwm_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'adc_pwm_onchip_mem'
Info: onchip_mem: "adc_pwm" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "adc_pwm" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "adc_pwm" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "adc_pwm" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'adc_pwm_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=adc_pwm_cpu_cpu --dir=C:/Users/milljohn/AppData/Local/Temp/alt7732_1546202768688279272.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/milljohn/AppData/Local/Temp/alt7732_1546202768688279272.dir/0006_cpu_gen//adc_pwm_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.07.20 13:02:45 (*) Starting Nios II generation
Info: cpu: # 2018.07.20 13:02:45 (*)   Checking for plaintext license.
Info: cpu: # 2018.07.20 13:02:46 (*)   Plaintext license not found.
Info: cpu: # 2018.07.20 13:02:46 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.07.20 13:02:46 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.07.20 13:02:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.07.20 13:02:46 (*)   Creating all objects for CPU
Info: cpu: # 2018.07.20 13:02:46 (*)     Testbench
Info: cpu: # 2018.07.20 13:02:47 (*)     Instruction decoding
Info: cpu: # 2018.07.20 13:02:47 (*)       Instruction fields
Info: cpu: # 2018.07.20 13:02:47 (*)       Instruction decodes
Info: cpu: # 2018.07.20 13:02:47 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.07.20 13:02:47 (*)       Instruction controls
Info: cpu: # 2018.07.20 13:02:47 (*)     Pipeline frontend
Info: cpu: # 2018.07.20 13:02:47 (*)     Pipeline backend
Info: cpu: # 2018.07.20 13:02:49 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.07.20 13:02:51 (*)   Creating encrypted RTL
Info: cpu: # 2018.07.20 13:02:51 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'adc_pwm_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_debug_mem_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: cpu_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_debug_mem_slave_agent"
Info: cpu_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/myDevices/system10_pwm/adc_pwm/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/myDevices/system10_pwm/adc_pwm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/myDevices/system10_pwm/adc_pwm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/myDevices/system10_pwm/adc_pwm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: adc_pwm: Done "adc_pwm" with 29 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
