#### Hi there ğŸ‘‹
<img src="https://github-readme-stats.vercel.app/api?username=simonire&show_icons=true&count_private=true&hide_rank=true&include_all_commits=true" align="right">
My skills include: 

+ PCB design using Altium or Cadence SPB.
+ MCU program and port system using C/Python language.
+ FPGA program using Verilog HDL.
+ VERIFIED IC by UVM 

### ğŸ—“é¡¹ç›®æ–½å·¥(æ›´æ–°æ—¶é—´:2022.9.1)
|äº‹é¡¹|ä¼˜å…ˆçº§|æ—¶é—´|å¤‡æ³¨|
|:----:|:----:|:----:|:----:|
|1.CANæ§åˆ¶å™¨éªŒè¯|é«˜|ï½||
|2.RTD IC SCHç»˜åˆ¶|ä¸­|ï½||
|3.mipié©±åŠ¨æ¿ä»£ç |ä½|ï½||
|4.æ¯•ä¸šè®ºæ–‡æ¶æ„è®¾è®¡|é«˜|ï½||
