INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/omerfaruk/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_hart.cpp
   Compiling hart.cpp_pre.cpp.tb.cpp
   Compiling mem.cpp_pre.cpp.tb.cpp
   Compiling OP_AL_32I.cpp_pre.cpp.tb.cpp
   Compiling test_hart.cpp_pre.cpp.tb.cpp
   Compiling apatb_hart_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
ERROR: [COSIM-361] C TB post check failed, nonzero return value '1'.
0 0x500093
4 0x700113
8 0x208463
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/omerfaruk/tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hart_top glbl -Oenable_linking_all_libraries -prj hart.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_17 -L floating_point_v7_0_22 --lib ieee_proposed=./ieee_proposed -s hart -debug all 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem6/denem6/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem6/denem6/solution1/sim/verilog/hart_rf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hart_rf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem6/denem6/solution1/sim/verilog/hart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem6/denem6/solution1/sim/verilog/hart_OP_AL_32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hart_OP_AL_32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem6/denem6/solution1/sim/verilog/hart.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem6/denem6/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hart_rf_RAM_AUTO_1R1W
Compiling module xil_defaultlib.hart_OP_AL_32I
Compiling module xil_defaultlib.hart
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hart_top
Compiling module work.glbl
Built simulation snapshot hart

****** xsim v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
ERROR: Bad TV file
0 0x500093
4 0x700113
8 0x208463
4 0x700113
ERROR: [COSIM-4] *** C/RTL co-simulation finished: FAIL ***
