ddr3_dimm_micron_sim.sh - Script generated by export_simulation (Vivado v2022.1 (64-bit)-id)

INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ajacobo/Desktop/UberDDR3/testbench/ddr3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ajacobo/Desktop/UberDDR3/testbench/ddr3_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ajacobo/Desktop/UberDDR3/testbench/ddr3_dimm_micron_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dimm_micron_sim
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt auto -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddr3_dimm_micron_sim xil_defaultlib.ddr3_dimm_micron_sim xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 14 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:338]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:339]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:341]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:342]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:482]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:483]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:484]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:485]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:757]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:758]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:760]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:761]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:762]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:763]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:764]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:912]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:913]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:916]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:917]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [/home/ajacobo/Desktop/UberDDR3/rtl/ddr3_phy.v:918]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dqs_n' [/home/ajacobo/Desktop/UberDDR3/testbench/ddr3_dimm_micron_sim.sv:264]
WARNING: [VRFC 10-5021] port 'scl' is not connected on this instance [/home/ajacobo/Desktop/UberDDR3/testbench/ddr3_dimm_micron_sim.sv:251]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr3_controller(CONTROLLER_CLK_P...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.ODELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.ODELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF(IBUF_LOW_PWR="FALSE",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=8,INTERFACE...
Compiling module unisims_ver.OBUF(SLEW="FAST")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.ODELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.ddr3_phy(CONTROLLER_CLK_PERIOD=6...
Compiling module xil_defaultlib.ddr3_top(CONTROLLER_CLK_PERIOD=6...
Compiling module xil_defaultlib.ddr3_default
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=50)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=100)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=150)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=200)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=250)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=300)
Compiling module xil_defaultlib.ddr3(FLY_BY_DELAY=350)
Compiling module xil_defaultlib.ddr3_module_default
Compiling module xil_defaultlib.ddr3_dimm_micron_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddr3_dimm_micron_sim

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/ddr3_dimm_micron_sim/xsim_script.tcl
# xsim {ddr3_dimm_micron_sim} -autoloadwcfg -tclbatch {cmd.tcl} -key {Behavioral:sim_1:Functional:ddr3_dimm_micron_sim}
Time resolution is 1 ps
source cmd.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run -all

CONTROLLER PARAMETERS:
-----------------------------
CONTROLLER_CLK_PERIOD = 6000
DDR3_CLK_PERIOD = 1500
ROW_BITS = 16
COL_BITS = 10
BA_BITS = 3
BYTE_LANES = 8
AUX_WIDTH = 16
MICRON_SIM = 1
ODELAY_SUPPORTED = 1
SECOND_WISHBONE = 0
WB2_ADDR_BITS = 7
WB2_DATA_BITS = 32
ECC_ENABLE = 0
ECC_INFORMATION_BITS = 57
WB_ERROR = 1

CONTROLLER LOCALPARAMS:
-----------------------------
wb_addr_bits = 26
wb_data_bits = 512
wb_sel_bits  = 64
wb2_sel_bits = 4
DQ_BITS = 8
row_bank_col = 1

COMMAND SLOTS:
-----------------------------
READ_SLOT = 3
WRITE_SLOT = 1
ACTIVATE_SLOT = 0
PRECHARGE_SLOT = 2
REMAINING_SLOT = 0

DELAYS:
-----------------------------
CL = 9
CWL = 7
PRECHARGE_TO_ACTIVATE_DELAY = 2
ACTIVATE_TO_WRITE_DELAY = 2
ACTIVATE_TO_READ_DELAY =  1
ACTIVATE_TO_PRECHARGE_DELAY =  5
ACTIVATE_TO_ACTIVATE_DELAY =  1
READ_TO_WRITE_DELAY = 2
READ_TO_READ_DELAY = 0
READ_TO_PRECHARGE_DELAY = 1
WRITE_TO_WRITE_DELAY = 0
WRITE_TO_READ_DELAY = 3
WRITE_TO_PRECHARGE_DELAY = 4
STAGE2_DATA_DEPTH = 2
READ_ACK_PIPE_WIDTH = 7


DDR3 TOP PARAMETERS:
-----------------------------
CONTROLLER_CLK_PERIOD = 6000
DDR3_CLK_PERIOD = 1500
ROW_BITS = 16
COL_BITS = 10
BA_BITS = 3
BYTE_LANES = 8
AUX_WIDTH = 16
WB2_ADDR_BITS = 7
WB2_DATA_BITS = 32
MICRON_SIM = 1
ODELAY_SUPPORTED = 1
SECOND_WISHBONE = 0
WB_ERROR = 1
SKIP_INTERNAL_TEST = 0
ECC_ENABLE = 0
DIC = 0
RTT_NOM = 3
DUAL_RANK_DIMM = 0
End of DDR3 TOP PARAMETERS
-----------------------------

DDR3 TOP PARAMETERS:
-----------------------------
CONTROLLER_CLK_PERIOD = 6000
DDR3_CLK_PERIOD = 1500
ROW_BITS = 16
COL_BITS = 10
BA_BITS = 3
BYTE_LANES = 8
AUX_WIDTH = 16
WB2_ADDR_BITS = 7
WB2_DATA_BITS = 32
MICRON_SIM = 1
ODELAY_SUPPORTED = 1
SECOND_WISHBONE = 0
WB_ERROR = 1
SKIP_INTERNAL_TEST = 0
ECC_ENABLE = 0
DIC = 0
RTT_NOM = 3
SELF_REFRESH = 0
DUAL_RANK_DIMM = 0
End of DDR3 TOP PARAMETERS
-----------------------------
ddr3_dimm_micron_sim.ddr3_module.U1R0.file_io_open: at time                    0 WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U2R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U3R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U4R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U6R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U7R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U8R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U9R0.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U1R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U2R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U3R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U4R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U6R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U7R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U8R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
ddr3_dimm_micron_sim.ddr3_module.U9R1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using /tmp.
[x ps] MRS -> [100756 ps] MRS -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.reset at time 468200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U1R1.reset at time 468200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U2R1.reset at time 468200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U3R1.reset at time 468200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U4R1.reset at time 468200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U6R1.reset at time 468200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U7R1.reset at time 468200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U8R1.reset at time 468200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U9R1.reset at time 468200.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U2R0.reset at time 468250.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U3R0.reset at time 468300.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U4R0.reset at time 468350.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U6R0.reset at time 468400.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U7R0.reset at time 468450.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U8R0.reset at time 468500.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_dimm_micron_sim.ddr3_module.U9R0.reset at time 468550.0 ps WARNING: 200 us is required before RST_N goes inactive.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.cmd_task at time 1479956.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U2R0.cmd_task at time 1480006.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U3R0.cmd_task at time 1480056.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U4R0.cmd_task at time 1480106.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U6R0.cmd_task at time 1480156.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U7R0.cmd_task at time 1480206.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U8R0.cmd_task at time 1480256.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_dimm_micron_sim.ddr3_module.U9R0.cmd_task at time 1480306.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
[ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] MRS -> ddr3_dimm_micron_sim.ddr3_module.U1R0.cmd_task: at time 1845956.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U2R0.cmd_task: at time 1846006.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U3R0.cmd_task: at time 1846056.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U4R0.cmd_task: at time 1846106.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U6R0.cmd_task: at time 1846156.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U7R0.cmd_task: at time 1846206.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U8R0.cmd_task: at time 1846256.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
ddr3_dimm_micron_sim.ddr3_module.U9R0.cmd_task: at time 1846306.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] MRS -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] MRS -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] MRS -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] ZQC -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] MRS -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] MRS -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] MRS -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42373112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42373112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42373112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42373112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42373156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42373206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42373256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42379112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42379112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42379112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42379112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42379156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42379206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42379256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42385112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42385112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42385112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42385112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42385156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42385206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42385256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42391112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42391112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42391112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42391112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42391156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42391206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42391256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42397112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42397112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42397112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42397112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42397156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42397206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42397256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42403112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42403112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42403112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42403112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42403156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42403206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42403256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42409112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42409112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42409112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42409112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42409156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42409206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42409256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42415112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42415112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42415112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42415112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42415156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42415206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42415256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42421112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42421112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42421112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42421112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42421156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42421206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42421256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42427112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42427112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42427112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42427112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42427156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42427206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42427256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42433112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42433112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42433112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42433112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42433156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42433206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42433256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42439112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42439112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42439112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42439112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42439156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42439206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42439256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42445112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42445112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42445112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42445112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42445156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42445206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42445256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42451112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42451112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42451112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42451112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42451156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42451206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42451256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42457112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42457112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42457112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42457112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42457156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42457206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42457256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42463112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42463112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42463112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42463112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42463156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42463206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42463256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 42469112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42469112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42469112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42469112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42469156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42469206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42469256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42505112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42505112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42505112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42505156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42505206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42505256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42511112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42511112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42511112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42511156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42511206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42511256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42517112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42517112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42517112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42517156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42517206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42517256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42523112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42523112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42523112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42523156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42523206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42523256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42529112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42529112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42529112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42529156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42529206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42529256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42535112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42535112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42535112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42535156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42535206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42535256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42541112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42541112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42541112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42541156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42541206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42541256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42547112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42547112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42547112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42547156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42547206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42547256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42553112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42553112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42553112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42553156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42553206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42553256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42559112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42559112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42559112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42559156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42559206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42559256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42565112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42565112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42565112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42565156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42565206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42565256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42571112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42571112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42571112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42571156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42571206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42571256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42577112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42577112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42577112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42577156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42577206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42577256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42583112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42583112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42583112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42583156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42583206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42583256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42589112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42589112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42589112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42589156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42589206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42589256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42595112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42595112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42595112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42595156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42595206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42595256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42601112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42601112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42601112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42601156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42601206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42601256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42631112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42631112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42631112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42631156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42631206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42631256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42637112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42637112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42637112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42637156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42637206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42637256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42643112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42643112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42643112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42643156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42643206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42643256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42649112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42649112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42649112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42649156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42649206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42649256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42655112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42655112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42655112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42655156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42655206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42655256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42661112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42661112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42661112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42661156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42661206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42661256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42667112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42667112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42667112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42667156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42667206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42667256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42673112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42673112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42673112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42673156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42673206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42673256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42679112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42679112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42679112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42679156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42679206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42679256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42685112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42685112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42685112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42685156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42685206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42685256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42691112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42691112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42691112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42691156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42691206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42691256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42697112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42697112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42697112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42697156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42697206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42697256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42703112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42703112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42703112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42703156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42703206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42703256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42709112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42709112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42709112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42709156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42709206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42709256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42715112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42715112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42715112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42715156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42715206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42715256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42721112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42721112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42721112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42721156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42721206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42721256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42727112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42727112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42727112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42727156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42727206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42727256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42757112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42757112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42757112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42757156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42757206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42757256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42763112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42763112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42763112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42763156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42763206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42763256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42769112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42769112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42769112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42769156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42769206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42769256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42775112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42775112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42775112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42775156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42775206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42775256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42781112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42781112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42781112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42781156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42781206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42781256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42787112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42787112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42787112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42787156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42787206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42787256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42793112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42793112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42793112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42793156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42793206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42793256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42799112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42799112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42799112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42799156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42799206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42799256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42805112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42805112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42805112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42805156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42805206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42805256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42811112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42811112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42811112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42811156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42811206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42811256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42817112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42817112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42817112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42817156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42817206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42817256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42823112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42823112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42823112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42823156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42823206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42823256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42829112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42829112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42829112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42829156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42829206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42829256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42835112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42835112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42835112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42835156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42835206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42835256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42841112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42841112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42841112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42841156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42841206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42841256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42847112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42847112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42847112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42847156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42847206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42847256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42853112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42853112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42853112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42853156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42853206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42853256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42883112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42883112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42883112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42883156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42883206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42883256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42889112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42889112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42889112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42889156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42889206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42889256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42895112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42895112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42895112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42895156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42895206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42895256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42901112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42901112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42901112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42901156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42901206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42901256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42907112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42907112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42907112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42907156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42907206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42907256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42913112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42913112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42913112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42913156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42913206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42913256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42919112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42919112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42919112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42919156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42919206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42919256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42925112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42925112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42925112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42925156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42925206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42925256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42931112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42931112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42931112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42931156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42931206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42931256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42937112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42937112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42937112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42937156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42937206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42937256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42943112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42943112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42943112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42943156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42943206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42943256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42949112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42949112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42949112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42949156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42949206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42949256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42955112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42955112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42955112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42955156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42955206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42955256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42961112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42961112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42961112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42961156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42961206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42961256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42967112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42967112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42967112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42967156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42967206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42967256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42973112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42973112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42973112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42973156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42973206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42973256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 42979112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 42979112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 42979112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 42979156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 42979206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 42979256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43009112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43009112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43009112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43009156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43009206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43009256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43015112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43015112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43015112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43015156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43015206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43015256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43021112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43021112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43021112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43021156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43021206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43021256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43027112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43027112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43027112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43027156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43027206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43027256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43033112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43033112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43033112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43033156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43033206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43033256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43039112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43039112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43039112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43039156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43039206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43039256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43045112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43045112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43045112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43045156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43045206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43045256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43051112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43051112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43051112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43051156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43051206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43051256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43057112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43057112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43057112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43057156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43057206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43057256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43063112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43063112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43063112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43063156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43063206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43063256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43069112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43069112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43069112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43069156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43069206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43069256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43075112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43075112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43075112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43075156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43075206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43075256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43081112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43081112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43081112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43081156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43081206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43081256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43087112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43087112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43087112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43087156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43087206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43087256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43093112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43093112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43093112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43093156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43093206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43093256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43099112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43099112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43099112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43099156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43099206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43099256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43105112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43105112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43105112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43105156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43105206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43105256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43135112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43135112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43135112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43135156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43135206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43135256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43135706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43141112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43141112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43141112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43141156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43141206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43141256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43141706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43147112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43147112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43147112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43147156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43147206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43147256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43147706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43153112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43153112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43153112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43153156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43153206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43153256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43153706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43159112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43159112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43159112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43159156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43159206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43159256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43159706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43165112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43165112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43165112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43165156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43165206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43165256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43165706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43171112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43171112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43171112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43171156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43171206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43171256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43171706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43177112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43177112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43177112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43177156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43177206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43177256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43177706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43183112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43183112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43183112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43183156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43183206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43183256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43183706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43189112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43189112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43189112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43189156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43189206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43189256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43189706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43195112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43195112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43195112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43195156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43195206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43195256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43195706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43201112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43201112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43201112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43201156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43201206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43201256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43201706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43207112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43207112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43207112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43207156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43207206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43207256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43207706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43213112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43213112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43213112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43213156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43213206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43213256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43213706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43219112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43219112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43219112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43219156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43219206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43219256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43219706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43225112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43225112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43225112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43225156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43225206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43225256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43225706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43231112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43231112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43231112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43231156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43231206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43231256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43231706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43261112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43261112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43261112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43261156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43261206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43261256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43261706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43267112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43267112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43267112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43267156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43267206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43267256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43267706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43273112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43273112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43273112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43273156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43273206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43273256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43273706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43279112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43279112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43279112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43279156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43279206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43279256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43279706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43285112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43285112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43285112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43285156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43285206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43285256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43285706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43291112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43291112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43291112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43291156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43291206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43291256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43291706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43297112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43297112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43297112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43297156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43297206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43297256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43297706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43303112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43303112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43303112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43303156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43303206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43303256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43303706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43309112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43309112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43309112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43309156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43309206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43309256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43309706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43315112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43315112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43315112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43315156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43315206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43315256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43315706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43321112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43321112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43321112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43321156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43321206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43321256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43321706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43327112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43327112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43327112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43327156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43327206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43327256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43327706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43333112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43333112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43333112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43333156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43333206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43333256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43333706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43339112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43339112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43339112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43339156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43339206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43339256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43339706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43345112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43345112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43345112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43345156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43345206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43345256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43345706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43351112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43351112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43351112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43351156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43351206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43351256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43351706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43357112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43357112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43357112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43357156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43357206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43357256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 43357706.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43387112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43387112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43387112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43387156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43387206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43387256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43387736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43393112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43393112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43393112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43393156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43393206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43393256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43393736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43399112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43399112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43399112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43399156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43399206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43399256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43399736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43405112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43405112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43405112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43405156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43405206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43405256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43405736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43411112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43411112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43411112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43411156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43411206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43411256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43411736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43417112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43417112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43417112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43417156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43417206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43417256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43417736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43423112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43423112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43423112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43423156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43423206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43423256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43423736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43429112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43429112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43429112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43429156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43429206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43429256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43429736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43435112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43435112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43435112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43435156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43435206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43435256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43435736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43441112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43441112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43441112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43441156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43441206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43441256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43441736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43447112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43447112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43447112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43447156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43447206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43447256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43447736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43453112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43453112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43453112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43453156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43453206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43453256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43453736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43459112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43459112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43459112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43459156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43459206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43459256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43459736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43465112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43465112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43465112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43465156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43465206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43465256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43465736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43471112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43471112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43471112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43471156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43471206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43471256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43471736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43477112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43477112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43477112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43477156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43477206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43477256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43477736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43483112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43483112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43483112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43483156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43483206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43483256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43483736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43519112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43519112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43519112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43519156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43519206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43519256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43519814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43525112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43525112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43525112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43525156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43525206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43525256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43525814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43531112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43531112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43531112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43531156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43531206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43531256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43531814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43537112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43537112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43537112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43537156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43537206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43537256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43537814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43543112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43543112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43543112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43543156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43543206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43543256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43543814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43549112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43549112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43549112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43549156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43549206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43549256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43549814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43555112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43555112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43555112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43555156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43555206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43555256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43555814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43561112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43561112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43561112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43561156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43561206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43561256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43561814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43567112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43567112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43567112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43567156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43567206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43567256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43567814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43573112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43573112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43573112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43573156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43573206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43573256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43573814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43579112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43579112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43579112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43579156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43579206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43579256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43579814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43585112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43585112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43585112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43585156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43585206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43585256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43585814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43591112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43591112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43591112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43591156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43591206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43591256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43591814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43597112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43597112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43597112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43597156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43597206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43597256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43597814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43603112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43603112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43603112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43603156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43603206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43603256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43603814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43609112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43609112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43609112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43609156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43609206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43609256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43609814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43615112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43615112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43615112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43615156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43615206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43615256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 43615814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43645112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43645112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43645112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43645156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43645206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43645256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43651112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43651112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43651112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43651156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43651206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43651256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43657112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43657112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43657112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43657156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43657206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43657256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43663112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43663112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43663112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43663156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43663206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43663256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43669112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43669112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43669112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43669156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43669206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43669256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43675112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43675112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43675112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43675156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43675206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43675256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43681112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43681112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43681112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43681156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43681206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43681256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43687112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43687112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43687112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43687156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43687206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43687256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43693112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43693112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43693112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43693156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43693206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43693256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43699112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43699112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43699112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43699156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43699206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43699256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43705112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43705112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43705112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43705156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43705206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43705256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43711112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43711112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43711112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43711156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43711206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43711256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43717112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43717112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43717112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43717156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43717206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43717256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43723112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43723112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43723112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43723156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43723206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43723256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43729112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43729112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43729112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43729156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43729206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43729256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43735112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43735112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43735112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43735156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43735206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43735256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43741112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43741112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43741112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43741156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43741206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43741256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43771112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43771112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43771112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43771156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43771206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43771256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43777112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43777112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43777112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43777156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43777206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43777256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43783112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43783112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43783112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43783156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43783206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43783256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43789112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43789112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43789112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43789156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43789206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43789256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43795112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43795112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43795112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43795156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43795206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43795256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43801112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43801112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43801112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43801156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43801206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43801256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43807112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43807112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43807112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43807156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43807206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43807256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43813112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43813112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43813112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43813156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43813206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43813256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43819112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43819112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43819112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43819156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43819206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43819256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43825112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43825112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43825112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43825156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43825206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43825256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43831112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43831112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43831112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43831156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43831206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43831256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43837112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43837112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43837112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43837156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43837206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43837256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43843112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43843112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43843112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43843156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43843206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43843256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43849112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43849112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43849112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43849156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43849206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43849256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43855112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43855112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43855112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43855156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43855206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43855256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43861112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43861112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43861112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43861156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43861206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43861256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43867112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43867112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43867112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43867156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43867206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43867256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43897112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43897112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43897112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43897156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43897206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43897256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43903112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43903112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43903112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43903156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43903206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43903256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43909112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43909112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43909112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43909156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43909206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43909256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43915112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43915112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43915112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43915156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43915206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43915256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43921112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43921112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43921112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43921156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43921206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43921256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43927112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43927112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43927112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43927156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43927206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43927256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43933112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43933112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43933112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43933156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43933206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43933256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43939112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43939112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43939112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43939156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43939206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43939256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43945112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43945112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43945112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43945156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43945206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43945256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43951112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43951112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43951112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43951156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43951206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43951256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43957112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43957112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43957112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43957156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43957206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43957256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43963112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43963112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43963112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43963156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43963206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43963256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43969112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43969112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43969112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43969156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43969206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43969256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43975112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43975112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43975112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43975156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43975206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43975256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43981112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43981112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43981112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43981156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43981206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43981256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43987112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43987112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43987112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43987156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43987206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43987256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 43993112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 43993112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 43993112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 43993156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 43993206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 43993256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44023112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44023112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44023112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44023156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44023206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44023256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44029112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44029112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44029112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44029156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44029206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44029256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44035112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44035112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44035112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44035156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44035206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44035256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44041112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44041112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44041112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44041156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44041206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44041256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44047112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44047112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44047112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44047156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44047206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44047256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44053112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44053112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44053112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44053156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44053206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44053256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44059112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44059112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44059112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44059156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44059206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44059256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44065112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44065112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44065112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44065156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44065206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44065256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44071112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44071112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44071112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44071156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44071206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44071256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44077112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44077112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44077112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44077156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44077206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44077256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44083112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44083112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44083112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44083156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44083206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44083256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44089112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44089112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44089112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44089156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44089206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44089256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44095112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44095112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44095112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44095156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44095206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44095256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44101112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44101112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44101112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44101156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44101206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44101256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44107112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44107112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44107112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44107156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44107206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44107256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44113112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44113112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44113112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44113156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44113206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44113256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44119112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44119112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44119112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44119156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44119206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44119256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44149112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44149112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44149112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44149156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44149206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44149256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44155112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44155112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44155112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44155156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44155206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44155256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44161112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44161112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44161112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44161156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44161206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44161256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44167112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44167112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44167112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44167156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44167206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44167256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44173112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44173112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44173112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44173156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44173206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44173256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44179112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44179112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44179112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44179156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44179206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44179256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44185112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44185112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44185112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44185156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44185206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44185256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44191112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44191112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44191112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44191156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44191206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44191256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44197112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44197112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44197112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44197156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44197206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44197256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44203112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44203112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44203112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44203156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44203206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44203256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44209112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44209112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44209112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44209156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44209206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44209256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44215112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44215112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44215112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44215156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44215206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44215256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44221112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44221112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44221112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44221156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44221206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44221256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44227112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44227112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44227112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44227156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44227206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44227256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44233112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44233112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44233112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44233156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44233206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44233256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44239112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44239112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44239112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44239156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44239206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44239256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44245112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44245112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44245112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44245156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44245206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44245256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44275112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44275112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44275112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44275156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44275206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44275256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44281112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44281112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44281112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44281156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44281206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44281256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44287112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44287112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44287112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44287156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44287206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44287256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44293112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44293112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44293112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44293156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44293206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44293256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44299112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44299112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44299112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44299156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44299206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44299256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44305112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44305112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44305112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44305156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44305206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44305256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44311112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44311112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44311112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44311156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44311206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44311256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44317112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44317112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44317112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44317156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44317206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44317256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44323112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44323112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44323112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44323156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44323206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44323256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44329112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44329112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44329112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44329156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44329206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44329256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44335112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44335112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44335112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44335156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44335206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44335256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44341112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44341112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44341112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44341156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44341206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44341256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44347112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44347112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44347112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44347156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44347206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44347256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44353112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44353112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44353112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44353156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44353206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44353256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44359112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44359112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44359112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44359156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44359206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44359256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44365112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44365112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44365112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44365156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44365206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44365256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44371112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44371112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44371112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44371156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44371206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44371256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44401112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44401112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44401112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44401156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44401206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44401256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44402456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44407112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44407112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44407112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44407156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44407206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44407256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44408456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44413112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44413112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44413112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44413156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44413206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44413256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44414456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44419112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44419112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44419112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44419156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44419206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44419256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44420456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44425112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44425112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44425112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44425156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44425206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44425256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44426456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44431112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44431112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44431112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44431156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44431206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44431256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44432456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44437112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44437112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44437112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44437156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44437206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44437256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44438456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44443112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44443112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44443112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44443156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44443206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44443256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44444456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44449112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44449112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44449112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44449156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44449206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44449256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44450456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44455112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44455112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44455112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44455156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44455206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44455256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44456456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44461112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44461112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44461112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44461156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44461206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44461256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44462456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44467112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44467112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44467112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44467156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44467206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44467256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44468456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44473112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44473112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44473112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44473156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44473206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44473256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44474456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44479112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44479112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44479112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44479156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44479206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44479256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44480456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44485112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44485112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44485112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44485156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44485206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44485256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44486456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44491112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44491112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44491112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44491156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44491206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44491256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44492456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44497112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44497112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44497112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44497156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44497206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44497256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44498456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44527112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44527112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44527112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44527156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44527206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44527256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44528456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44533112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44533112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44533112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44533156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44533206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44533256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44534456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44539112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44539112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44539112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44539156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44539206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44539256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44540456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44545112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44545112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44545112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44545156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44545206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44545256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44546456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44551112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44551112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44551112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44551156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44551206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44551256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44552456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44557112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44557112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44557112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44557156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44557206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44557256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44558456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44563112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44563112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44563112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44563156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44563206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44563256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44564456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44569112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44569112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44569112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44569156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44569206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44569256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44570456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44575112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44575112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44575112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44575156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44575206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44575256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44576456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44581112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44581112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44581112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44581156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44581206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44581256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44582456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44587112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44587112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44587112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44587156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44587206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44587256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44588456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44593112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44593112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44593112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44593156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44593206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44593256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44594456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44599112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44599112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44599112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44599156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44599206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44599256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44600456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44605112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44605112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44605112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44605156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44605206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44605256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44606456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44611112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44611112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44611112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44611156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44611206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44611256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44612456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44617112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44617112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44617112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44617156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44617206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44617256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44618456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44623112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44623112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44623112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44623156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44623206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44623256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.main: at time 44624456.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44653112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44653112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44653112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44653156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44653206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44653256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44654516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44659112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44659112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44659112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44659156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44659206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44659256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44660516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44665112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44665112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44665112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44665156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44665206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44665256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44666516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44671112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44671112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44671112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44671156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44671206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44671256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44672516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44677112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44677112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44677112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44677156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44677206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44677256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44678516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44683112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44683112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44683112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44683156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44683206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44683256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44684516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44689112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44689112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44689112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44689156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44689206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44689256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44690516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44695112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44695112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44695112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44695156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44695206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44695256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44696516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44701112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44701112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44701112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44701156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44701206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44701256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44702516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44707112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44707112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44707112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44707156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44707206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44707256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44708516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44713112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44713112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44713112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44713156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44713206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44713256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44714516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44719112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44719112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44719112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44719156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44719206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44719256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44720516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44725112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44725112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44725112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44725156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44725206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44725256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44726516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44731112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44731112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44731112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44731156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44731206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44731256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44732516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44737112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44737112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44737112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44737156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44737206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44737256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44738516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44743112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44743112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44743112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44743156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44743206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44743256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44744516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44749112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44749112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44749112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44749156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44749206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44749256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44750516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44785112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44785112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44785112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44785156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44785206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44785256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44786516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44791112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44791112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44791112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44791156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44791206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44791256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44792516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44797112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44797112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44797112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44797156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44797206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44797256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44798516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44803112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44803112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44803112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44803156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44803206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44803256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44804516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44809112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44809112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44809112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44809156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44809206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44809256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44810516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44815112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44815112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44815112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44815156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44815206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44815256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44816516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44821112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44821112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44821112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44821156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44821206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44821256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44822516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44827112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44827112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44827112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44827156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44827206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44827256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44828516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44833112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44833112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44833112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44833156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44833206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44833256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44834516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44839112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44839112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44839112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44839156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44839206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44839256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44840516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44845112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44845112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44845112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44845156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44845206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44845256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44846516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44851112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44851112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44851112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44851156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44851206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44851256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44852516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44857112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44857112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44857112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44857156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44857206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44857256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44858516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44863112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44863112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44863112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44863156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44863206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44863256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44864516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44869112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44869112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44869112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44869156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44869206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44869256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44870516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44875112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44875112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44875112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44875156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44875206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44875256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44876516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44881112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44881112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44881112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44881156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44881206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44881256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44882516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44911112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44911112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44911112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44911156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44911206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44911256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44912516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44917112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44917112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44917112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44917156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44917206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44917256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44918516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44923112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44923112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44923112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44923156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44923206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44923256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44924516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44929112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44929112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44929112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44929156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44929206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44929256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44930516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44935112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44935112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44935112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44935156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44935206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44935256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44936516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44941112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44941112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44941112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44941156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44941206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44941256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44942516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44947112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44947112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44947112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44947156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44947206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44947256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44948516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44953112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44953112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44953112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44953156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44953206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44953256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44954516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44959112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44959112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44959112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44959156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44959206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44959256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44960516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44965112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44965112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44965112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44965156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44965206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44965256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44966516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44971112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44971112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44971112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44971156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44971206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44971256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44972516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44977112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44977112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44977112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44977156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44977206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44977256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44978516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44983112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44983112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44983112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44983156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44983206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44983256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44984516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44989112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44989112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44989112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44989156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44989206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44989256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44990516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 44995112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 44995112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 44995112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 44995156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 44995206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 44995256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 44996516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 45001112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45001112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45001112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45001156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45001206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45001256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45002516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 45007112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45007112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45007112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45007156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45007206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45007256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45008516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45037112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45037112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45037156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45037206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45037256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45038516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45043112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45043112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45043156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45043206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45043256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45044516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45049112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45049112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45049156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45049206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45049256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45050516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45055112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45055112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45055156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45055206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45055256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45056516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45061112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45061112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45061156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45061206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45061256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45062516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45067112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45067112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45067156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45067206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45067256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45068516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45073112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45073112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45073156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45073206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45073256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45074516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45079112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45079112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45079156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45079206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45079256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45080516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45085112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45085112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45085156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45085206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45085256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45086516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45091112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45091112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45091156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45091206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45091256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45092516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45097112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45097112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45097156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45097206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45097256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45098516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45103112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45103112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45103156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45103206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45103256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45104516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45109112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45109112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45109156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45109206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45109256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45110516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45115112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45115112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45115156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45115206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45115256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45116516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45121112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45121112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45121156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45121206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45121256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45122516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45127112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45127112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45127156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45127206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45127256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45128516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45133112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45133112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45133156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45133206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45133256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45134516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45163112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45163112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45163156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45163206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45163256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45164516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45169112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45169112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45169156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45169206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45169256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45170516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45175112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45175112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45175156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45175206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45175256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45176516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45181112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45181112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45181156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45181206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45181256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45182516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45187112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45187112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45187156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45187206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45187256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45188516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45193112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45193112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45193156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45193206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45193256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45194516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45199112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45199112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45199156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45199206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45199256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45200516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45205112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45205112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45205156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45205206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45205256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45206516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45211112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45211112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45211156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45211206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45211256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45212516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45217112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45217112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45217156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45217206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45217256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45218516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45223112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45223112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45223156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45223206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45223256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45224516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45229112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45229112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45229156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45229206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45229256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45230516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45235112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45235112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45235156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45235206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45235256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45236516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45241112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45241112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45241156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45241206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45241256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45242516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45247112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45247112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45247156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45247206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45247256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45248516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45253112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45253112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45253156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45253206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45253256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45254516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45259112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45259112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45259156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45259206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45259256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45260516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45289112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45289112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45289156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45289206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45289256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45290516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45295112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45295112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45295156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45295206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45295256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45296516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45301112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45301112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45301156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45301206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45301256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45302516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45307112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45307112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45307156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45307206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45307256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45308516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45313112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45313112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45313156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45313206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45313256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45314516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45319112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45319112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45319156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45319206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45319256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45320516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45325112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45325112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45325156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45325206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45325256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45326516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45331112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45331112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45331156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45331206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45331256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45332516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45337112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45337112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45337156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45337206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45337256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45338516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45343112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45343112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45343156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45343206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45343256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45344516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45349112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45349112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45349156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45349206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45349256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45350516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45355112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45355112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45355156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45355206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45355256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45356516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45361112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45361112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45361156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45361206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45361256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45362516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45367112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45367112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45367156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45367206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45367256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45368516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45373112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45373112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45373156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45373206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45373256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45374516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45379112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45379112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45379156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45379206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45379256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45380516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45385112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45385112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45385156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45385206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45385256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45386516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45415112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45415112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45415156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45415206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45415256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45416516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45421112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45421112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45421156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45421206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45421256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45422516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45427112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45427112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45427156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45427206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45427256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45428516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45433112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45433112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45433156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45433206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45433256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45434516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45439112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45439112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45439156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45439206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45439256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45440516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45445112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45445112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45445156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45445206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45445256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45446516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45451112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45451112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45451156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45451206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45451256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45452516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45457112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45457112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45457156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45457206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45457256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45458516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45463112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45463112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45463156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45463206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45463256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45464516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45469112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45469112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45469156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45469206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45469256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45470516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45475112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45475112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45475156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45475206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45475256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45476516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45481112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45481112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45481156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45481206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45481256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45482516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45487112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45487112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45487156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45487206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45487256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45488516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45493112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45493112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45493156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45493206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45493256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45494516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45499112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45499112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45499156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45499206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45499256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45500516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45505112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45505112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45505156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45505206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45505256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45506516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45511112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45511112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45511156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45511206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45511256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45512516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45541112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45541112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45541156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45541206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45541256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45542516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45547112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45547112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45547156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45547206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45547256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45548516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45553112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45553112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45553156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45553206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45553256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45554516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45559112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45559112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45559156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45559206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45559256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45560516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45565112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45565112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45565156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45565206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45565256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45566516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45571112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45571112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45571156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45571206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45571256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45572516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45577112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45577112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45577156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45577206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45577256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45578516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45583112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45583112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45583156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45583206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45583256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45584516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45589112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45589112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45589156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45589206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45589256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45590516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45595112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45595112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45595156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45595206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45595256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45596516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45601112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45601112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45601156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45601206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45601256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45602516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45607112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45607112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45607156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45607206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45607256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45608516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45613112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45613112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45613156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45613206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45613256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45614516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45619112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45619112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45619156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45619206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45619256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45620516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45625112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45625112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45625156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45625206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45625256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45626516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45631112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45631112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45631156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45631206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45631256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45632516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45637112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45637112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45637156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45637206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45637256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45638516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45667112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45667112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45667156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45667206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45667256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45668516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45673112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45673112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45673156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45673206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45673256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45674516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45679112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45679112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45679156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45679206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45679256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45680516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45685112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45685112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45685156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45685206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45685256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45686516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45691112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45691112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45691156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45691206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45691256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45692516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45697112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45697112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45697156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45697206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45697256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45698516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45703112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45703112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45703156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45703206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45703256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45704516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45709112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45709112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45709156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45709206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45709256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45710516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45715112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45715112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45715156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45715206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45715256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45716516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45721112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45721112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45721156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45721206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45721256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45722516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45727112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45727112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45727156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45727206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45727256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45728516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45733112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45733112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45733156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45733206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45733256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45734516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45739112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45739112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45739156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45739206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45739256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45740516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45745112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45745112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45745156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45745206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45745256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45746516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45751112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45751112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45751156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45751206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45751256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45752516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45757112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45757112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45757156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45757206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45757256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45758516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45763112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45763112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45763156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45763206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45763256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45764516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45793112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45793112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45793156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45793206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45793256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45793756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45794516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45799112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45799112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45799156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45799206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45799256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45799756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45800516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45805112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45805112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45805156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45805206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45805256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45805756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45806516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45811112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45811112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45811156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45811206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45811256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45811756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45812516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45817112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45817112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45817156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45817206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45817256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45817756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45818516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45823112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45823112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45823156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45823206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45823256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45823756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45824516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45829112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45829112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45829156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45829206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45829256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45829756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45830516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45835112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45835112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45835156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45835206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45835256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45835756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45836516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45841112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45841112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45841156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45841206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45841256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45841756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45842516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45847112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45847112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45847156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45847206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45847256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45847756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45848516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45853112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45853112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45853156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45853206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45853256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45853756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45854516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45859112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45859112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45859156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45859206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45859256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45859756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45860516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45865112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45865112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45865156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45865206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45865256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45865756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45866516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45871112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45871112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45871156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45871206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45871256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45871756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45872516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45877112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45877112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45877156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45877206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45877256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45877756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45878516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45883112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45883112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45883156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45883206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45883256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45883756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45884516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45889112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45889112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45889156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45889206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45889256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45889756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45890516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45919112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45919112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45919156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45919206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45919256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45919756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45920516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45925112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45925112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45925156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45925206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45925256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45925756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45926516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45931112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45931112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45931156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45931206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45931256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45931756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45932516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45937112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45937112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45937156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45937206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45937256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45937756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45938516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45943112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45943112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45943156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45943206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45943256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45943756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45944516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45949112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45949112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45949156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45949206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45949256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45949756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45950516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45955112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45955112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45955156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45955206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45955256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45955756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45956516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45961112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45961112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45961156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45961206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45961256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45961756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45962516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45967112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45967112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45967156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45967206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45967256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45967756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45968516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45973112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45973112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45973156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45973206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45973256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45973756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45974516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45979112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45979112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45979156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45979206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45979256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45979756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45980516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45985112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45985112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45985156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45985206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45985256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45985756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45986516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45991112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45991112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45991156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45991206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45991256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45991756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45992516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 45997112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 45997112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 45997156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 45997206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 45997256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 45997756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 45998516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46003112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46003112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46003156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46003206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46003256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46003756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46004516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46009112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46009112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46009156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46009206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46009256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46009756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46010516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46015112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46015112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46015156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46015206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46015256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46015756.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46016516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46045112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46045112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46045156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46045206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46045256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46045814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46046516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46051112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46051112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46051156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46051206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46051256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46051814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46052516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46057112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46057112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46057156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46057206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46057256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46057814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46058516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46063112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46063112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46063156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46063206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46063256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46063814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46064516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46069112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46069112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46069156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46069206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46069256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46069814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46070516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46075112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46075112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46075156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46075206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46075256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46075814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46076516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46081112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46081112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46081156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46081206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46081256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46081814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46082516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46087112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46087112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46087156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46087206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46087256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46087814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46088516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46093112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46093112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46093156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46093206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46093256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46093814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46094516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46099112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46099112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46099156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46099206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46099256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46099814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46100516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46105112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46105112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46105156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46105206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46105256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46105814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46106516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46111112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46111112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46111156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46111206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46111256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46111814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46112516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46117112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46117112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46117156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46117206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46117256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46117814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46118516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46123112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46123112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46123156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46123206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46123256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46123814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46124516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46129112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46129112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46129156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46129206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46129256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46129814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46130516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46135112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46135112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46135156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46135206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46135256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46135814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46136516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46141112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46141112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46141156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46141206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46141256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46141814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46142516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46177112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46177112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46177156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46177206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46177256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46177892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46178516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46183112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46183112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46183156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46183206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46183256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46183892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46184516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46189112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46189112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46189156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46189206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46189256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46189892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46190516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46195112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46195112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46195156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46195206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46195256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46195892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46196516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46201112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46201112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46201156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46201206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46201256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46201892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46202516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46207112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46207112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46207156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46207206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46207256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46207892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46208516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46213112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46213112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46213156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46213206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46213256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46213892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46214516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46219112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46219112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46219156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46219206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46219256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46219892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46220516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46225112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46225112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46225156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46225206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46225256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46225892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46226516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46231112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46231112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46231156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46231206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46231256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46231892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46232516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46237112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46237112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46237156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46237206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46237256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46237892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46238516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46243112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46243112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46243156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46243206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46243256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46243892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46244516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46249112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46249112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46249156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46249206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46249256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46249892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46250516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46255112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46255112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46255156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46255206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46255256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46255892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46256516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46261112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46261112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46261156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46261206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46261256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46261892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46262516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46267112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46267112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46267156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46267206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46267256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46267892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46268516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46273112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46273112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46273156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46273206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46273256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 46273892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46274516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46303112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46303112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46303156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46303206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46303256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46304516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46309112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46309112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46309156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46309206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46309256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46310516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46315112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46315112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46315156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46315206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46315256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46316516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46321112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46321112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46321156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46321206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46321256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46322516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46327112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46327112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46327156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46327206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46327256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46328516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46333112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46333112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46333156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46333206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46333256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46334516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46339112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46339112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46339156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46339206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46339256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46340516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46345112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46345112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46345156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46345206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46345256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46346516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46351112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46351112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46351156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46351206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46351256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46352516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46357112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46357112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46357156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46357206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46357256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46358516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46363112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46363112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46363156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46363206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46363256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46364516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46369112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46369112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46369156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46369206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46369256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46370516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46375112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46375112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46375156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46375206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46375256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46376516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46381112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46381112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46381156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46381206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46381256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46382516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46387112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46387112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46387156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46387206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46387256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46388516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46393112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46393112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46393156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46393206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46393256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46394516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46399112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46399112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46399156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46399206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46399256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46400516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46429112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46429112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46429156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46429206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46429256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46430516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46435112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46435112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46435156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46435206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46435256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46436516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46441112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46441112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46441156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46441206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46441256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46442516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46447112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46447112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46447156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46447206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46447256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46448516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46453112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46453112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46453156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46453206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46453256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46454516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46459112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46459112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46459156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46459206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46459256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46460516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46465112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46465112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46465156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46465206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46465256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46466516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46471112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46471112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46471156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46471206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46471256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46472516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46477112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46477112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46477156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46477206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46477256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46478516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46483112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46483112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46483156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46483206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46483256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46484516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46489112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46489112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46489156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46489206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46489256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46490516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46495112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46495112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46495156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46495206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46495256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46496516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46501112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46501112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46501156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46501206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46501256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46502516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46507112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46507112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46507156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46507206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46507256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46508516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46513112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46513112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46513156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46513206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46513256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46514516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46519112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46519112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46519156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46519206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46519256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46520516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46525112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46525112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46525156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46525206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46525256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46526516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46555112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46555112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46555156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46555206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46555256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46556516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46561112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46561112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46561156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46561206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46561256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46562516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46567112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46567112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46567156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46567206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46567256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46568516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46573112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46573112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46573156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46573206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46573256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46574516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46579112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46579112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46579156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46579206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46579256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46580516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46585112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46585112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46585156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46585206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46585256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46586516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46591112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46591112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46591156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46591206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46591256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46592516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46597112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46597112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46597156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46597206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46597256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46598516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46603112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46603112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46603156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46603206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46603256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46604516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46609112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46609112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46609156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46609206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46609256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46610516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46615112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46615112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46615156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46615206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46615256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46616516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46621112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46621112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46621156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46621206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46621256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46622516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46627112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46627112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46627156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46627206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46627256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46628516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46633112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46633112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46633156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46633206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46633256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46634516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46639112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46639112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46639156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46639206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46639256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46640516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46645112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46645112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46645156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46645206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46645256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46646516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46651112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46651112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46651156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46651206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46651256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46652516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46681112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46681112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46681156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46681206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46681256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46682516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46687112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46687112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46687156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46687206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46687256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46688516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46693112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46693112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46693156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46693206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46693256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46694516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46699112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46699112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46699156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46699206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46699256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46700516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46705112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46705112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46705156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46705206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46705256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46706516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46711112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46711112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46711156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46711206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46711256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46712516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46717112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46717112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46717156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46717206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46717256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46718516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46723112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46723112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46723156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46723206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46723256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46724516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46729112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46729112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46729156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46729206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46729256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46730516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46735112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46735112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46735156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46735206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46735256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46736516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46741112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46741112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46741156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46741206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46741256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46742516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46747112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46747112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46747156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46747206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46747256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46748516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46753112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46753112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46753156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46753206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46753256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46754516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46759112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46759112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46759156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46759206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46759256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46760516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46765112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46765112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46765156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46765206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46765256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46766516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46771112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46771112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46771156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46771206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46771256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46772516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46777112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46777112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46777156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46777206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46777256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46778516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46807112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46807112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46807156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46807206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46807256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46808516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46813112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46813112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46813156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46813206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46813256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46814516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46819112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46819112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46819156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46819206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46819256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46820516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46825112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46825112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46825156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46825206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46825256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46826516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46831112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46831112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46831156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46831206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46831256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46832516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46837112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46837112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46837156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46837206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46837256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46838516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46843112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46843112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46843156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46843206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46843256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46844516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46849112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46849112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46849156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46849206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46849256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46850516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46855112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46855112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46855156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46855206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46855256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46856516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46861112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46861112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46861156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46861206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46861256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46862516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46867112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46867112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46867156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46867206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46867256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46868516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46873112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46873112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46873156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46873206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46873256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46874516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46879112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46879112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46879156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46879206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46879256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46880516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46885112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46885112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46885156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46885206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46885256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46886516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46891112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46891112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46891156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46891206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46891256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46892516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46897112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46897112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46897156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46897206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46897256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46898516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46903112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46903112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46903156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46903206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46903256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46904516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46933112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46933112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46933156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46933206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46933256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46934506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46934516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46939112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46939112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46939156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46939206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46939256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46940506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46940516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46945112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46945112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46945156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46945206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46945256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46946506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46946516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46951112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46951112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46951156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46951206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46951256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46952506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46952516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46957112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46957112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46957156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46957206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46957256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46958506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46958516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46963112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46963112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46963156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46963206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46963256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46964506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46964516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46969112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46969112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46969156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46969206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46969256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46970506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46970516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46975112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46975112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46975156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46975206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46975256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46976506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46976516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46981112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46981112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46981156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46981206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46981256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46982506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46982516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46987112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46987112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46987156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46987206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46987256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46988506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46988516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46993112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46993112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46993156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46993206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46993256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 46994506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 46994516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 46999112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 46999112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 46999156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 46999206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 46999256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47000506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47000516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47005112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47005112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47005156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47005206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47005256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47006506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47006516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47011112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47011112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47011156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47011206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47011256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47012506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47012516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47017112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47017112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47017156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47017206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47017256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47018506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47018516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47023112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47023112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47023156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47023206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47023256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47024506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47024516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47029112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47029112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47029156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47029206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47029256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47030506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47030516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47059112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47059112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47059156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47059206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47059256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47060506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47060516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47065112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47065112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47065156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47065206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47065256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47066506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47066516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47071112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47071112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47071156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47071206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47071256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47072506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47072516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47077112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47077112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47077156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47077206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47077256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47078506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47078516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47083112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47083112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47083156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47083206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47083256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47084506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47084516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47089112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47089112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47089156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47089206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47089256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47090506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47090516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47095112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47095112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47095156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47095206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47095256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47096506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47096516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47101112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47101112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47101156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47101206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47101256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47102506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47102516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47107112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47107112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47107156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47107206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47107256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47108506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47108516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47113112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47113112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47113156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47113206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47113256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47114506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47114516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47119112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47119112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47119156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47119206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47119256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47120506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47120516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47125112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47125112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47125156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47125206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47125256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47126506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47126516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47131112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47131112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47131156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47131206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47131256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47132506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47132516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47137112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47137112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47137156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47137206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47137256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47138506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47138516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47143112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47143112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47143156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47143206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47143256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47144506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47144516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47149112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47149112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47149156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47149206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47149256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47150506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47150516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47155112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47155112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47155156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47155206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47155256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U2R0.main: at time 47156506.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47156516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47185112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47185112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47185156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47185206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47185256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47186516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47186516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47191112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47191112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47191156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47191206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47191256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47192516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47192516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47197112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47197112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47197156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47197206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47197256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47198516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47198516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47203112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47203112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47203156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47203206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47203256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47204516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47204516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47209112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47209112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47209156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47209206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47209256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47210516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47210516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47215112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47215112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47215156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47215206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47215256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47216516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47216516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47221112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47221112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47221156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47221206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47221256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47222516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47222516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47227112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47227112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47227156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47227206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47227256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47228516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47228516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47233112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47233112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47233156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47233206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47233256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47234516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47234516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47239112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47239112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47239156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47239206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47239256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47240516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47240516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47245112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47245112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47245156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47245206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47245256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47246516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47246516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47251112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47251112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47251156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47251206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47251256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47252516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47252516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47257112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47257112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47257156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47257206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47257256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47258516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47258516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47263112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47263112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47263156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47263206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47263256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47264516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47264516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47269112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47269112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47269156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47269206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47269256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47270516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47270516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47275112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47275112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47275156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47275206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47275256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47276516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47276516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47281112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47281112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47281156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47281206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47281256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47282516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47282516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47317112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47317112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47317156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47317206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47317256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47318516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47318516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47323112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47323112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47323156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47323206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47323256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47324516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47324516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47329112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47329112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47329156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47329206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47329256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47330516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47330516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47335112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47335112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47335156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47335206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47335256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47336516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47336516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47341112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47341112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47341156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47341206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47341256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47342516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47342516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47347112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47347112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47347156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47347206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47347256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47348516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47348516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47353112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47353112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47353156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47353206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47353256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47354516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47354516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47359112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47359112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47359156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47359206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47359256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47360516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47360516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47365112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47365112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47365156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47365206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47365256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47366516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47366516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47371112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47371112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47371156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47371206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47371256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47372516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47372516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47377112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47377112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47377156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47377206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47377256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47378516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47378516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47383112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47383112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47383156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47383206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47383256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47384516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47384516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47389112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47389112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47389156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47389206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47389256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47390516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47390516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47395112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47395112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47395156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47395206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47395256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47396516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47396516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47401112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47401112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47401156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47401206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47401256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47402516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47402516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47407112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47407112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47407156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47407206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47407256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47408516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47408516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47413112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47413112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47413156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47413206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47413256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47414516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47414516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47443112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47443112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47443156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47443206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47443256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47444516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47444516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47449112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47449112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47449156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47449206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47449256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47450516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47450516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47455112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47455112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47455156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47455206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47455256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47456516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47456516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47461112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47461112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47461156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47461206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47461256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47462516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47462516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47467112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47467112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47467156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47467206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47467256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47468516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47468516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47473112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47473112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47473156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47473206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47473256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47474516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47474516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47479112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47479112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47479156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47479206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47479256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47480516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47480516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47485112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47485112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47485156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47485206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47485256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47486516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47486516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47491112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47491112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47491156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47491206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47491256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47492516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47492516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47497112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47497112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47497156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47497206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47497256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47498516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47498516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47503112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47503112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47503156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47503206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47503256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47504516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47504516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47509112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47509112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47509156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47509206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47509256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47510516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47510516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47515112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47515112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47515156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47515206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47515256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47516516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47516516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47521112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47521112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47521156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47521206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47521256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47522516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47522516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47527112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47527112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47527156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47527206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47527256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47528516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47528516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47533112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47533112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47533156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47533206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47533256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47534516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47534516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47539112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47539112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47539156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47539206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47539256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47540516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47540516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47569112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47569156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47569190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47569206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47569256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47570516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47570516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47575112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47575156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47575190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47575206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47575256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47576516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47576516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47581112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47581156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47581190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47581206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47581256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47582516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47582516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47587112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47587156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47587190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47587206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47587256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47588516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47588516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47593112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47593156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47593190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47593206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47593256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47594516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47594516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47599112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47599156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47599190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47599206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47599256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47600516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47600516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47605112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47605156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47605190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47605206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47605256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47606516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47606516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47611112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47611156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47611190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47611206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47611256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47612516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47612516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47617112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47617156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47617190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47617206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47617256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47618516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47618516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47623112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47623156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47623190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47623206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47623256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47624516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47624516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47629112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47629156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47629190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47629206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47629256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47630516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47630516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47635112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47635156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47635190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47635206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47635256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47636516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47636516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47641112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47641156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47641190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47641206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47641256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47642516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47642516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47647112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47647156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47647190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47647206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47647256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47648516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47648516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47653112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47653156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47653190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47653206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47653256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47654516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47654516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47659112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47659156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47659190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47659206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47659256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47660516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47660516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47665112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47665156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 47665190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47665206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47665256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47666516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47666516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47695112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47695156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47695206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47695256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47696516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47696516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47701112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47701156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47701206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47701256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47702516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47702516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47707112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47707156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47707206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47707256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47708516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47708516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47713112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47713156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47713206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47713256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47714516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47714516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47719112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47719156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47719206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47719256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47720516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47720516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47725112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47725156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47725206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47725256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47726516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47726516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47731112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47731156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47731206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47731256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47732516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47732516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47737112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47737156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47737206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47737256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47738516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47738516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47743112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47743156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47743206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47743256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47744516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47744516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47749112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47749156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47749206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47749256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47750516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47750516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47755112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47755156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47755206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47755256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47756516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47756516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47761112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47761156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47761206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47761256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47762516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47762516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47767112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47767156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47767206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47767256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47768516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47768516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47773112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47773156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47773206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47773256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47774516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47774516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47779112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47779156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47779206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47779256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47780516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47780516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47785112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47785156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47785206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47785256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47786516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47786516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47791112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47791156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47791206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47791256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47792516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47792516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47821112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47821156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47821206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47821256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47822516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47822516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47827112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47827156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47827206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47827256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47828516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47828516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47833112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47833156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47833206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47833256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47834516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47834516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47839112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47839156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47839206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47839256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47840516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47840516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47845112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47845156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47845206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47845256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47846516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47846516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47851112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47851156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47851206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47851256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47852516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47852516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47857112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47857156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47857206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47857256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47858516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47858516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47863112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47863156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47863206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47863256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47864516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47864516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47869112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47869156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47869206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47869256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47870516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47870516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47875112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47875156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47875206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47875256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47876516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47876516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47881112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47881156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47881206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47881256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47882516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47882516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47887112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47887156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47887206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47887256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47888516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47888516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47893112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47893156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47893206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47893256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47894516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47894516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47899112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47899156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47899206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47899256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47900516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47900516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47905112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47905156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47905206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47905256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47906516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47906516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47911112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47911156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47911206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47911256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47912516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47912516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47917112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47917156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47917206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47917256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47918516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47918516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47947112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47947156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47947206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47947256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47948516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47948516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47953112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47953156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47953206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47953256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47954516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47954516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47959112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47959156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47959206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47959256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47960516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47960516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47965112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47965156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47965206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47965256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47966516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47966516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47971112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47971156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47971206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47971256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47972516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47972516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47977112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47977156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47977206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47977256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47978516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47978516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47983112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47983156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47983206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47983256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47984516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47984516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47989112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47989156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47989206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47989256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47990516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47990516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 47995112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 47995156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 47995206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 47995256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 47996516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 47996516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48001112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48001156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48001206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48001256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48002516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48002516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48007112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48007156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48007206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48007256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48008516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48008516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48013112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48013156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48013206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48013256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48014516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48014516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48019112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48019156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48019206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48019256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48020516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48020516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48025112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48025156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48025206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48025256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48026516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48026516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48031112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48031156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48031206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48031256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48032516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48032516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48037112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48037156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48037206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48037256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48038516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48038516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48043112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48043156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48043206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48043256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48044516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48044516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48073112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48073156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48073206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48073256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48074516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48074516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48079112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48079156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48079206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48079256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48080516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48080516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48085112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48085156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48085206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48085256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48086516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48086516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48091112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48091156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48091206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48091256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48092516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48092516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48097112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48097156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48097206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48097256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48098516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48098516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48103112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48103156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48103206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48103256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48104516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48104516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48109112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48109156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48109206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48109256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48110516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48110516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48115112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48115156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48115206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48115256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48116516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48116516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48121112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48121156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48121206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48121256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48122516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48122516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48127112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48127156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48127206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48127256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48128516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48128516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48133112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48133156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48133206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48133256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48134516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48134516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48139112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48139156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48139206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48139256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48140516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48140516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48145112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48145156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48145206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48145256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48146516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48146516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48151112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48151156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48151206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48151256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48152516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48152516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48157112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48157156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48157206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48157256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48158516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48158516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48163112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48163156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48163206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48163256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48164516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48164516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48169112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48169156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48169206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48169256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48170516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48170516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48199112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48199156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48199206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48199256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48200516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48200516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48205112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48205156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48205206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48205256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48206516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48206516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48211112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48211156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48211206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48211256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48212516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48212516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48217112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48217156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48217206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48217256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48218516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48218516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48223112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48223156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48223206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48223256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48224516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48224516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48229112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48229156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48229206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48229256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48230516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48230516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48235112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48235156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48235206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48235256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48236516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48236516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48241112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48241156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48241206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48241256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48242516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48242516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48247112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48247156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48247206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48247256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48248516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48248516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48253112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48253156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48253206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48253256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48254516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48254516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48259112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48259156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48259206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48259256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48260516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48260516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48265112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48265156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48265206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48265256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48266516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48266516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48271112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48271156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48271206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48271256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48272516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48272516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48277112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48277156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48277206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48277256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48278516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48278516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48283112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48283156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48283206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48283256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48284516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48284516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48289112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48289156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48289206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48289256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48290516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48290516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48295112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48295156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48295206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48295256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48296516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48296516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48325112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48325156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48325206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48325256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48325806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48326516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48326516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48331112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48331156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48331206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48331256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48331806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48332516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48332516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48337112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48337156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48337206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48337256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48337806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48338516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48338516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48343112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48343156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48343206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48343256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48343806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48344516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48344516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48349112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48349156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48349206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48349256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48349806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48350516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48350516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48355112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48355156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48355206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48355256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48355806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48356516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48356516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48361112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48361156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48361206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48361256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48361806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48362516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48362516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48367112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48367156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48367206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48367256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48367806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48368516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48368516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48373112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48373156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48373206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48373256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48373806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48374516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48374516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48379112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48379156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48379206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48379256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48379806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48380516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48380516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48385112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48385156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48385206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48385256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48385806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48386516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48386516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48391112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48391156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48391206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48391256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48391806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48392516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48392516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48397112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48397156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48397206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48397256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48397806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48398516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48398516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48403112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48403156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48403206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48403256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48403806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48404516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48404516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48409112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48409156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48409206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48409256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48409806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48410516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48410516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48415112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48415156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48415206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48415256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48415806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48416516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48416516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48421112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48421156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48421206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48421256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48421806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48422516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48422516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48451112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48451156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48451206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48451256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48451806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48452516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48452516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48457112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48457156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48457206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48457256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48457806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48458516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48458516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48463112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48463156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48463206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48463256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48463806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48464516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48464516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48469112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48469156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48469206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48469256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48469806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48470516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48470516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48475112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48475156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48475206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48475256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48475806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48476516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48476516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48481112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48481156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48481206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48481256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48481806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48482516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48482516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48487112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48487156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48487206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48487256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48487806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48488516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48488516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48493112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48493156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48493206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48493256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48493806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48494516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48494516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48499112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48499156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48499206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48499256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48499806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48500516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48500516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48505112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48505156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48505206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48505256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48505806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48506516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48506516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48511112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48511156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48511206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48511256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48511806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48512516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48512516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48517112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48517156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48517206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48517256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48517806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48518516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48518516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48523112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48523156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48523206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48523256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48523806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48524516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48524516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48529112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48529156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48529206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48529256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48529806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48530516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48530516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48535112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48535156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48535206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48535256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48535806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48536516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48536516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48541112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48541156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48541206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48541256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48541806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48542516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48542516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48547112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48547156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48547206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48547256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 48547806.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48548516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48548516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48577112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48577156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48577206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48577256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48577814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48578516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48578516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48583112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48583156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48583206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48583256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48583814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48584516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48584516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48589112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48589156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48589206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48589256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48589814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48590516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48590516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48595112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48595156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48595206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48595256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48595814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48596516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48596516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48601112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48601156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48601206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48601256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48601814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48602516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48602516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48607112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48607156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48607206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48607256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48607814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48608516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48608516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48613112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48613156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48613206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48613256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48613814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48614516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48614516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48619112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48619156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48619206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48619256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48619814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48620516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48620516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48625112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48625156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48625206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48625256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48625814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48626516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48626516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48631112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48631156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48631206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48631256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48631814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48632516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48632516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48637112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48637156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48637206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48637256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48637814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48638516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48638516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48643112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48643156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48643206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48643256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48643814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48644516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48644516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48649112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48649156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48649206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48649256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48649814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48650516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48650516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48655112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48655156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48655206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48655256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48655814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48656516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48656516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48661112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48661156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48661206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48661256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48661814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48662516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48662516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48667112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48667156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48667206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48667256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48667814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48668516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48668516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48673112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48673156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48673206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48673256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48673814.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48674516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48674516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48709112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48709156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48709206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48709256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48709892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48710516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48710516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48715112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48715156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48715206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48715256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48715892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48716516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48716516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48721112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48721156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48721206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48721256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48721892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48722516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48722516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48727112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48727156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48727206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48727256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48727892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48728516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48728516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48733112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48733156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48733206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48733256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48733892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48734516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48734516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48739112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48739156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48739206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48739256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48739892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48740516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48740516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48745112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48745156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48745206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48745256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48745892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48746516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48746516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48751112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48751156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48751206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48751256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48751892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48752516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48752516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48757112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48757156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48757206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48757256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48757892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48758516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48758516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48763112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48763156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48763206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48763256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48763892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48764516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48764516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48769112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48769156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48769206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48769256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48769892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48770516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48770516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48775112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48775156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48775206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48775256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48775892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48776516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48776516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48781112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48781156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48781206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48781256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48781892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48782516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48782516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48787112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48787156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48787206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48787256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48787892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48788516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48788516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48793112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48793156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48793206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48793256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48793892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48794516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48794516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48799112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48799156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48799206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48799256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48799892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48800516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48800516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48805112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48805156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48805206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48805256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48805892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48806516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48806516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48835112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48835156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48835206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48835256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48835970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48836516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48836516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48841112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48841156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48841206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48841256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48841970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48842516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48842516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48847112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48847156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48847206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48847256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48847970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48848516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48848516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48853112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48853156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48853206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48853256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48853970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48854516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48854516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48859112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48859156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48859206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48859256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48859970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48860516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48860516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48865112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48865156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48865206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48865256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48865970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48866516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48866516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48871112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48871156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48871206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48871256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48871970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48872516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48872516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48877112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48877156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48877206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48877256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48877970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48878516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48878516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48883112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48883156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48883206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48883256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48883970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48884516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48884516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48889112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48889156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48889206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48889256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48889970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48890516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48890516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48895112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48895156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48895206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48895256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48895970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48896516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48896516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48901112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48901156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48901206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48901256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48901970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48902516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48902516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48907112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48907156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48907206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48907256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48907970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48908516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48908516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48913112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48913156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48913206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48913256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48913970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48914516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48914516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48919112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48919156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48919206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48919256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48919970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48920516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48920516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48925112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48925156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48925206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48925256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48925970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48926516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48926516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48931112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48931156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48931206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48931256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 48931970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48932516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48932516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48961112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48961156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48961206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48961256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48962516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48962516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48967112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48967156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48967206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48967256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48968516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48968516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48973112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48973156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48973206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48973256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48974516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48974516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48979112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48979156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48979206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48979256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48980516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48980516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48985112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48985156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48985206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48985256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48986516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48986516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48991112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48991156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48991206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48991256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48992516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48992516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 48997112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 48997156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 48997206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 48997256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 48998516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 48998516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49003112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49003156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49003206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49003256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49004516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49004516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49009112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49009156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49009206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49009256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49010516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49010516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49015112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49015156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49015206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49015256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49016516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49016516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49021112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49021156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49021206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49021256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49022516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49022516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49027112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49027156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49027206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49027256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49028516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49028516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49033112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49033156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49033206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49033256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49034516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49034516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49039112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49039156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49039206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49039256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49040516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49040516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49045112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49045156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49045206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49045256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49046516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49046516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49051112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49051156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49051206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49051256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49052516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49052516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49057112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49057156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49057206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49057256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49058516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49058516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49087112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49087156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49087206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49087256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49088516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49088516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49093112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49093156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49093206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49093256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49094516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49094516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49099112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49099156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49099206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49099256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49100516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49100516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49105112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49105156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49105206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49105256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49106516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49106516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49111112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49111156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49111206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49111256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49112516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49112516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49117112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49117156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49117206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49117256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49118516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49118516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49123112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49123156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49123206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49123256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49124516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49124516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49129112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49129156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49129206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49129256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49130516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49130516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49135112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49135156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49135206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49135256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49136516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49136516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49141112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49141156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49141206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49141256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49142516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49142516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49147112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49147156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49147206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49147256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49148516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49148516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49153112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49153156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49153206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49153256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49154516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49154516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49159112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49159156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49159206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49159256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49160516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49160516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49165112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49165156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49165206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49165256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49166516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49166516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49171112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49171156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49171206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49171256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49172516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49172516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49177112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49177156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49177206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49177256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49178516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49178516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49183112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49183156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49183206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49183256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49184516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49184516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49213112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49213156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49213206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49213256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49214516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49214516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49219112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49219156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49219206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49219256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49220516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49220516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49225112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49225156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49225206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49225256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49226516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49226516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49231112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49231156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49231206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49231256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49232516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49232516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49237112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49237156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49237206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49237256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49238516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49238516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49243112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49243156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49243206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49243256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49244516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49244516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49249112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49249156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49249206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49249256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49250516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49250516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49255112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49255156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49255206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49255256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49256516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49256516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49261112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49261156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49261206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49261256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49262516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49262516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49267112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49267156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49267206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49267256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49268516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49268516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49273112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49273156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49273206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49273256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49274516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49274516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49279112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49279156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49279206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49279256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49280516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49280516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49285112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49285156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49285206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49285256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49286516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49286516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49291112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49291156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49291206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49291256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49292516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49292516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49297112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49297156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49297206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49297256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49298516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49298516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49303112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49303156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49303206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49303256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49304516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49304516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49309112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49309156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49309206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49309256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49310516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49310516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49339112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49339156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49339206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49339256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49340516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49340516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49345112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49345156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49345206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49345256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49346516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49346516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49351112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49351156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49351206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49351256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49352516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49352516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49357112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49357156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49357206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49357256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49358516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49358516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49363112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49363156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49363206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49363256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49364516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49364516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49369112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49369156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49369206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49369256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49370516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49370516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49375112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49375156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49375206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49375256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49376516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49376516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49381112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49381156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49381206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49381256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49382516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49382516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49387112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49387156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49387206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49387256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49388516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49388516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49393112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49393156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49393206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49393256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49394516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49394516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49399112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49399156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49399206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49399256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49400516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49400516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49405112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49405156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49405206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49405256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49406516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49406516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49411112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49411156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49411206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49411256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49412516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49412516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49417112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49417156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49417206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49417256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49418516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49418516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49423112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49423156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49423206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49423256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49424516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49424516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49429112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49429156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49429206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49429256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49430516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49430516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49435112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49435156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49435206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49435256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49436516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49436516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49465112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49465156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49465206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49465256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49466516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49466516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49471112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49471156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49471206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49471256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49472516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49472516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49477112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49477156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49477206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49477256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49478516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49478516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49483112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49483156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49483206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49483256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49484516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49484516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49489112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49489156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49489206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49489256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49490516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49490516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49495112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49495156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49495206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49495256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49496516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49496516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49501112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49501156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49501206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49501256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49502516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49502516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49507112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49507156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49507206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49507256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49508516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49508516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49513112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49513156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49513206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49513256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49514516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49514516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49519112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49519156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49519206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49519256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49520516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49520516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49525112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49525156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49525206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49525256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49526516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49526516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49531112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49531156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49531206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49531256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49532516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49532516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49537112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49537156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49537206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49537256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49538516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49538516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49543112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49543156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49543206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49543256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49544516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49544516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49549112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49549156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49549206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49549256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49550516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49550516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49555112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49555156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49555206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49555256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49556516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49556516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49561112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49561156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49561206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49561256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49562516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49562516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49591112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49591156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49591206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49591256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49592516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49592516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49592556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49597112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49597156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49597206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49597256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49598516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49598516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49598556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49603112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49603156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49603206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49603256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49604516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49604516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49604556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49609112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49609156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49609206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49609256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49610516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49610516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49610556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49615112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49615156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49615206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49615256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49616516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49616516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49616556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49621112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49621156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49621206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49621256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49622516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49622516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49622556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49627112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49627156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49627206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49627256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49628516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49628516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49628556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49633112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49633156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49633206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49633256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49634516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49634516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49634556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49639112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49639156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49639206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49639256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49640516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49640516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49640556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49645112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49645156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49645206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49645256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49646516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49646516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49646556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49651112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49651156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49651206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49651256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49652516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49652516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49652556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49657112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49657156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49657206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49657256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49658516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49658516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49658556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49663112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49663156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49663206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49663256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49664516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49664516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49664556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49669112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49669156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49669206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49669256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49670516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49670516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49670556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49675112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49675156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49675206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49675256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49676516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49676516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49676556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49681112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49681156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49681206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49681256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49682516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49682516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49682556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49687112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49687156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49687206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49687256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49688516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49688516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49688556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49717112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49717156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49717206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49717256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49718516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49718516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49718556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49723112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49723156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49723206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49723256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49724516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49724516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49724556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49729112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49729156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49729206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49729256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49730516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49730516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49730556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49735112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49735156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49735206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49735256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49736516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49736516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49736556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49741112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49741156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49741206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49741256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49742516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49742516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49742556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49747112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49747156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49747206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49747256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49748516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49748516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49748556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49753112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49753156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49753206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49753256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49754516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49754516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49754556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49759112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49759156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49759206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49759256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49760516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49760516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49760556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49765112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49765156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49765206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49765256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49766516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49766516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49766556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49771112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49771156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49771206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49771256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49772516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49772516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49772556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49777112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49777156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49777206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49777256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49778516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49778516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49778556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49783112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49783156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49783206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49783256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49784516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49784516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49784556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49789112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49789156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49789206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49789256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49790516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49790516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49790556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49795112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49795156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49795206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49795256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49796516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49796516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49796556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49801112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49801156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49801206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49801256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49802516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49802516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49802556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49807112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49807156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49807206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49807256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49808516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49808516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49808556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49813112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49813156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49813206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49813256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49814516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49814516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.main: at time 49814556.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49843112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49843156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49843206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49843256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49844516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49844516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49844594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49849112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49849156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49849206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49849256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49850516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49850516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49850594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49855112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49855156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49855206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49855256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49856516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49856516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49856594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49861112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49861156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49861206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49861256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49862516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49862516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49862594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49867112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49867156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49867206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49867256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49868516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49868516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49868594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49873112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49873156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49873206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49873256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49874516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49874516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49874594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49879112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49879156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49879206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49879256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49880516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49880516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49880594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49885112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49885156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49885206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49885256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49886516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49886516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49886594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49891112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49891156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49891206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49891256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49892516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49892516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49892594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49897112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49897156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49897206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49897256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49898516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49898516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49898594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49903112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49903156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49903206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49903256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49904516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49904516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49904594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49909112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49909156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49909206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49909256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49910516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49910516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49910594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49915112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49915156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49915206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49915256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49916516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49916516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49916594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49921112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49921156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49921206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49921256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49922516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49922516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49922594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49927112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49927156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49927206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49927256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49928516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49928516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49928594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49933112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49933156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49933206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49933256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49934516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49934516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49934594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49939112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49939156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49939206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49939256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49940516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49940516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49940594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49975112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49975156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49975206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49975256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49976516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49976516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49976594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49981112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49981156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49981206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49981256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49982516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49982516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49982594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49987112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49987156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49987206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49987256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49988516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49988516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49988594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49993112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49993156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49993206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49993256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 49994516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 49994516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 49994594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 49999112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 49999156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 49999206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 49999256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50000516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50000516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50000594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50005112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50005156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50005206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50005256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50006516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50006516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50006594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50011112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50011156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50011206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50011256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50012516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50012516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50012594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50017112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50017156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50017206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50017256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50018516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50018516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50018594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50023112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50023156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50023206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50023256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50024516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50024516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50024594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50029112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50029156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50029206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50029256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50030516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50030516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50030594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50035112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50035156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50035206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50035256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50036516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50036516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50036594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50041112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50041156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50041206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50041256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50042516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50042516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50042594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50047112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50047156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50047206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50047256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50048516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50048516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50048594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50053112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50053156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50053206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50053256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50054516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50054516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50054594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50059112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50059156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50059206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50059256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50060516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50060516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50060594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50065112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50065156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50065206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50065256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50066516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50066516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50066594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50071112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50071156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50071206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50071256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50072516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50072516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50072594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50101112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50101156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50101206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50101256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50102516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50102516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50102594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50107112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50107156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50107206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50107256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50108516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50108516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50108594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50113112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50113156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50113206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50113256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50114516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50114516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50114594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50119112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50119156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50119206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50119256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50120516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50120516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50120594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50125112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50125156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50125206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50125256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50126516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50126516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50126594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50131112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50131156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50131206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50131256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50132516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50132516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50132594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50137112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50137156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50137206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50137256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50138516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50138516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50138594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50143112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50143156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50143206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50143256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50144516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50144516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50144594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50149112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50149156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50149206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50149256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50150516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50150516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50150594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50155112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50155156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50155206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50155256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50156516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50156516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50156594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50161112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50161156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50161206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50161256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50162516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50162516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50162594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50167112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50167156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50167206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50167256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50168516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50168516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50168594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50173112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50173156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50173206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50173256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50174516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50174516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50174594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50179112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50179156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50179206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50179256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50180516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50180516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50180594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50185112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50185156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50185206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50185256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50186516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50186516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50186594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50191112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50191156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50191206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50191256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50192516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50192516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50192594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50197112.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50197156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50197206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50197256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50198516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50198516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50198594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50227156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50227190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50227206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50227256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50228516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50228516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50228594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50233156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50233190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50233206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50233256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50234516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50234516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50234594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50239156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50239190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50239206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50239256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50240516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50240516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50240594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50245156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50245190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50245206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50245256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50246516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50246516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50246594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50251156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50251190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50251206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50251256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50252516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50252516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50252594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50257156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50257190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50257206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50257256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50258516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50258516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50258594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50263156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50263190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50263206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50263256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50264516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50264516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50264594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50269156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50269190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50269206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50269256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50270516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50270516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50270594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50275156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50275190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50275206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50275256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50276516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50276516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50276594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50281156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50281190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50281206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50281256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50282516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50282516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50282594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50287156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50287190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50287206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50287256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50288516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50288516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50288594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50293156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50293190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50293206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50293256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50294516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50294516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50294594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50299156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50299190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50299206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50299256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50300516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50300516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50300594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50305156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50305190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50305206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50305256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50306516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50306516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50306594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50311156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50311190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50311206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50311256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50312516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50312516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50312594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50317156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50317190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50317206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50317256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50318516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50318516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50318594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50323156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50323190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50323206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50323256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50324516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50324516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50324594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50353156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50353206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50353256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50353268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50354516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50354516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50354594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50359156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50359206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50359256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50359268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50360516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50360516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50360594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50365156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50365206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50365256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50365268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50366516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50366516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50366594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50371156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50371206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50371256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50371268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50372516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50372516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50372594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50377156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50377206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50377256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50377268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50378516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50378516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50378594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50383156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50383206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50383256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50383268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50384516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50384516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50384594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50389156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50389206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50389256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50389268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50390516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50390516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50390594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50395156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50395206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50395256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50395268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50396516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50396516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50396594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50401156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50401206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50401256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50401268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50402516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50402516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50402594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50407156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50407206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50407256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50407268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50408516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50408516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50408594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50413156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50413206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50413256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50413268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50414516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50414516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50414594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50419156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50419206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50419256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50419268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50420516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50420516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50420594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50425156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50425206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50425256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50425268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50426516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50426516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50426594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50431156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50431206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50431256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50431268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50432516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50432516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50432594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50437156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50437206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50437256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50437268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50438516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50438516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50438594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50443156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50443206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50443256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50443268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50444516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50444516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50444594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50449156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50449206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50449256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 50449268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50450516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50450516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50450594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50479156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50479206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50479256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50480516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50480516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50480594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50485156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50485206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50485256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50486516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50486516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50486594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50491156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50491206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50491256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50492516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50492516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50492594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50497156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50497206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50497256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50498516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50498516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50498594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50503156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50503206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50503256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50504516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50504516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50504594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50509156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50509206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50509256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50510516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50510516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50510594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50515156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50515206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50515256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50516516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50516516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50516594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50521156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50521206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50521256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50522516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50522516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50522594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50527156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50527206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50527256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50528516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50528516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50528594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50533156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50533206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50533256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50534516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50534516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50534594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50539156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50539206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50539256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50540516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50540516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50540594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50545156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50545206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50545256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50546516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50546516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50546594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50551156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50551206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50551256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50552516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50552516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50552594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50557156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50557206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50557256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50558516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50558516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50558594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50563156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50563206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50563256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50564516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50564516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50564594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50569156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50569206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50569256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50570516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50570516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50570594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50575156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50575206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50575256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50576516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50576516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50576594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50605156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50605206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50605256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50606516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50606516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50606594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50611156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50611206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50611256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50612516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50612516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50612594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50617156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50617206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50617256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50618516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50618516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50618594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50623156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50623206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50623256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50624516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50624516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50624594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50629156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50629206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50629256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50630516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50630516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50630594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50635156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50635206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50635256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50636516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50636516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50636594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50641156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50641206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50641256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50642516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50642516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50642594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50647156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50647206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50647256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50648516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50648516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50648594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50653156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50653206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50653256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50654516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50654516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50654594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50659156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50659206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50659256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50660516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50660516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50660594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50665156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50665206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50665256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50666516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50666516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50666594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50671156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50671206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50671256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50672516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50672516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50672594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50677156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50677206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50677256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50678516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50678516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50678594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50683156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50683206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50683256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50684516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50684516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50684594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50689156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50689206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50689256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50690516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50690516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50690594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50695156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50695206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50695256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50696516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50696516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50696594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50701156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50701206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50701256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50702516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50702516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50702594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50731156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50731206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50731256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50732516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50732516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50732594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50737156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50737206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50737256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50738516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50738516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50738594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50743156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50743206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50743256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50744516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50744516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50744594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50749156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50749206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50749256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50750516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50750516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50750594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50755156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50755206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50755256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50756516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50756516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50756594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50761156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50761206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50761256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50762516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50762516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50762594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50767156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50767206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50767256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50768516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50768516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50768594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50773156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50773206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50773256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50774516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50774516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50774594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50779156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50779206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50779256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50780516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50780516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50780594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50785156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50785206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50785256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50786516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50786516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50786594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50791156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50791206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50791256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50792516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50792516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50792594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50797156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50797206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50797256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50798516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50798516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50798594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50803156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50803206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50803256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50804516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50804516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50804594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50809156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50809206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50809256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50810516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50810516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50810594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50815156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50815206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50815256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50816516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50816516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50816594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50821156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50821206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50821256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50822516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50822516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50822594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50827156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50827206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50827256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50828516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50828516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50828594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50857156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50857206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50857256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50858516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50858516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50858594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50863156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50863206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50863256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50864516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50864516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50864594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50869156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50869206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50869256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50870516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50870516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50870594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50875156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50875206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50875256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50876516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50876516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50876594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50881156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50881206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50881256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50882516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50882516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50882594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50887156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50887206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50887256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50888516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50888516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50888594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50893156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50893206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50893256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50894516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50894516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50894594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50899156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50899206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50899256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50900516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50900516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50900594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50905156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50905206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50905256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50906516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50906516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50906594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50911156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50911206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50911256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50912516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50912516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50912594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50917156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50917206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50917256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50918516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50918516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50918594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50923156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50923206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50923256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50924516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50924516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50924594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50929156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50929206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50929256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50930516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50930516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50930594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50935156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50935206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50935256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50936516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50936516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50936594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50941156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50941206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50941256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50942516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50942516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50942594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50947156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50947206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50947256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50948516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50948516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50948594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50953156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50953206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50953256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50954516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50954516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50954594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50983156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50983206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50983256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50984516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50984516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50984594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50989156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50989206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50989256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50990516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50990516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50990594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 50995156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 50995206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 50995256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 50996516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 50996516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 50996594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51001156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51001206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51001256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51002516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51002516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51002594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51007156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51007206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51007256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51008516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51008516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51008594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51013156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51013206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51013256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51014516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51014516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51014594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51019156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51019206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51019256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51020516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51020516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51020594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51025156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51025206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51025256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51026516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51026516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51026594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51031156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51031206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51031256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51032516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51032516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51032594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51037156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51037206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51037256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51038516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51038516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51038594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51043156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51043206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51043256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51044516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51044516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51044594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51049156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51049206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51049256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51050516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51050516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51050594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51055156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51055206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51055256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51056516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51056516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51056594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51061156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51061206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51061256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51062516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51062516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51062594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51067156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51067206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51067256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51068516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51068516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51068594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51073156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51073206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51073256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51074516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51074516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51074594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51079156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51079206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51079256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51080516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51080516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51080594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51109156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51109206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51109256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51109856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51110516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51110516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51110594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51115156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51115206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51115256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51115856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51116516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51116516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51116594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51121156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51121206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51121256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51121856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51122516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51122516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51122594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51127156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51127206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51127256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51127856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51128516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51128516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51128594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51133156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51133206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51133256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51133856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51134516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51134516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51134594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51139156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51139206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51139256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51139856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51140516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51140516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51140594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51145156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51145206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51145256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51145856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51146516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51146516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51146594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51151156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51151206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51151256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51151856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51152516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51152516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51152594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51157156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51157206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51157256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51157856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51158516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51158516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51158594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51163156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51163206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51163256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51163856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51164516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51164516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51164594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51169156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51169206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51169256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51169856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51170516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51170516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51170594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51175156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51175206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51175256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51175856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51176516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51176516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51176594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51181156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51181206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51181256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51181856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51182516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51182516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51182594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51187156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51187206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51187256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51187856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51188516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51188516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51188594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51193156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51193206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51193256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51193856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51194516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51194516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51194594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51199156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51199206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51199256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51199856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51200516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51200516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51200594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51205156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51205206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51205256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51205856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51206516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51206516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51206594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51235156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51235206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51235256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51235856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51236516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51236516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51236594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51241156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51241206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51241256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51241856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51242516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51242516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51242594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51247156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51247206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51247256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51247856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51248516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51248516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51248594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51253156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51253206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51253256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51253856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51254516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51254516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51254594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51259156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51259206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51259256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51259856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51260516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51260516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51260594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51265156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51265206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51265256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51265856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51266516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51266516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51266594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51271156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51271206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51271256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51271856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51272516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51272516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51272594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51277156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51277206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51277256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51277856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51278516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51278516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51278594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51283156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51283206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51283256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51283856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51284516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51284516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51284594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51289156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51289206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51289256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51289856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51290516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51290516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51290594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51295156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51295206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51295256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51295856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51296516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51296516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51296594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51301156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51301206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51301256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51301856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51302516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51302516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51302594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51307156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51307206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51307256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51307856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51308516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51308516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51308594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51313156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51313206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51313256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51313856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51314516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51314516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51314594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51319156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51319206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51319256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51319856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51320516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51320516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51320594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51325156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51325206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51325256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51325856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51326516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51326516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51326594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51331156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51331206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51331256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 51331856.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51332516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51332516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51332594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51361156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51361206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51361256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51361892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51362516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51362516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51362594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51367156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51367206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51367256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51367892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51368516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51368516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51368594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51373156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51373206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51373256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51373892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51374516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51374516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51374594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51379156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51379206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51379256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51379892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51380516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51380516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51380594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51385156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51385206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51385256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51385892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51386516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51386516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51386594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51391156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51391206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51391256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51391892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51392516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51392516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51392594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51397156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51397206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51397256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51397892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51398516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51398516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51398594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51403156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51403206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51403256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51403892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51404516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51404516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51404594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51409156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51409206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51409256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51409892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51410516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51410516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51410594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51415156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51415206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51415256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51415892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51416516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51416516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51416594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51421156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51421206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51421256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51421892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51422516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51422516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51422594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51427156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51427206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51427256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51427892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51428516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51428516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51428594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51433156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51433206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51433256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51433892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51434516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51434516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51434594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51439156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51439206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51439256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51439892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51440516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51440516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51440594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51445156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51445206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51445256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51445892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51446516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51446516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51446594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51451156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51451206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51451256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51451892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51452516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51452516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51452594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51457156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51457206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51457256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51457892.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51458516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51458516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51458594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51493156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51493206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51493256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51493970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51494516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51494516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51494594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51499156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51499206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51499256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51499970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51500516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51500516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51500594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51505156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51505206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51505256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51505970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51506516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51506516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51506594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51511156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51511206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51511256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51511970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51512516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51512516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51512594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51517156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51517206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51517256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51517970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51518516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51518516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51518594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51523156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51523206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51523256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51523970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51524516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51524516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51524594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51529156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51529206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51529256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51529970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51530516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51530516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51530594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51535156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51535206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51535256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51535970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51536516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51536516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51536594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51541156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51541206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51541256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51541970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51542516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51542516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51542594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51547156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51547206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51547256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51547970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51548516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51548516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51548594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51553156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51553206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51553256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51553970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51554516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51554516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51554594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51559156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51559206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51559256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51559970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51560516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51560516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51560594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51565156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51565206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51565256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51565970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51566516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51566516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51566594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51571156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51571206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51571256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51571970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51572516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51572516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51572594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51577156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51577206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51577256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51577970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51578516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51578516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51578594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51583156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51583206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51583256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51583970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51584516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51584516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51584594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51589156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51589206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51589256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 51589970.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51590516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51590516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51590594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51619156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51619206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51619256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51620516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51620516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51620594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51625156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51625206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51625256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51626516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51626516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51626594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51631156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51631206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51631256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51632516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51632516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51632594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51637156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51637206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51637256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51638516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51638516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51638594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51643156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51643206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51643256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51644516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51644516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51644594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51649156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51649206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51649256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51650516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51650516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51650594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51655156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51655206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51655256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51656516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51656516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51656594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51661156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51661206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51661256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51662516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51662516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51662594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51667156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51667206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51667256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51668516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51668516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51668594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51673156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51673206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51673256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51674516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51674516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51674594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51679156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51679206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51679256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51680516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51680516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51680594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51685156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51685206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51685256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51686516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51686516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51686594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51691156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51691206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51691256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51692516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51692516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51692594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51697156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51697206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51697256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51698516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51698516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51698594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51703156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51703206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51703256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51704516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51704516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51704594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51709156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51709206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51709256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51710516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51710516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51710594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51715156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51715206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51715256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51716516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51716516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51716594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51745156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51745206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51745256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51746516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51746516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51746594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51751156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51751206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51751256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51752516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51752516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51752594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51757156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51757206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51757256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51758516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51758516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51758594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51763156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51763206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51763256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51764516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51764516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51764594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51769156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51769206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51769256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51770516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51770516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51770594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51775156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51775206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51775256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51776516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51776516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51776594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51781156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51781206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51781256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51782516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51782516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51782594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51787156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51787206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51787256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51788516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51788516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51788594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51793156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51793206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51793256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51794516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51794516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51794594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51799156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51799206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51799256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51800516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51800516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51800594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51805156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51805206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51805256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51806516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51806516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51806594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51811156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51811206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51811256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51812516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51812516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51812594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51817156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51817206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51817256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51818516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51818516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51818594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51823156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51823206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51823256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51824516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51824516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51824594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51829156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51829206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51829256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51830516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51830516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51830594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51835156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51835206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51835256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51836516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51836516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51836594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51841156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51841206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51841256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51842516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51842516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51842594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51871156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51871206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51871256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51872516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51872516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51872594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51877156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51877206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51877256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51878516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51878516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51878594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51883156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51883206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51883256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51884516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51884516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51884594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51889156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51889206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51889256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51890516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51890516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51890594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51895156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51895206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51895256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51896516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51896516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51896594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51901156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51901206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51901256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51902516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51902516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51902594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51907156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51907206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51907256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51908516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51908516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51908594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51913156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51913206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51913256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51914516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51914516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51914594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51919156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51919206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51919256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51920516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51920516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51920594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51925156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51925206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51925256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51926516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51926516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51926594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51931156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51931206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51931256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51932516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51932516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51932594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51937156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51937206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51937256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51938516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51938516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51938594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51943156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51943206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51943256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51944516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51944516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51944594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51949156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51949206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51949256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51950516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51950516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51950594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51955156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51955206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51955256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51956516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51956516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51956594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51961156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51961206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51961256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51962516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51962516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51962594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51967156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51967206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51967256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51968516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51968516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51968594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 51997156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 51997206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 51997256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 51998516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 51998516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 51998594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52003156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52003206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52003256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52004516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52004516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52004594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52009156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52009206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52009256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52010516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52010516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52010594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52015156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52015206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52015256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52016516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52016516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52016594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52021156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52021206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52021256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52022516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52022516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52022594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52027156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52027206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52027256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52028516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52028516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52028594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52033156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52033206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52033256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52034516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52034516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52034594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52039156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52039206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52039256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52040516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52040516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52040594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52045156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52045206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52045256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52046516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52046516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52046594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52051156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52051206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52051256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52052516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52052516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52052594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52057156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52057206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52057256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52058516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52058516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52058594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52063156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52063206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52063256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52064516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52064516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52064594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52069156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52069206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52069256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52070516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52070516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52070594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52075156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52075206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52075256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52076516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52076516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52076594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52081156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52081206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52081256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52082516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52082516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52082594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52087156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52087206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52087256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52088516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52088516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52088594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52093156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52093206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52093256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52094516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52094516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52094594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52123156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52123206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52123256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52124516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52124516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52124594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52129156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52129206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52129256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52130516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52130516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52130594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52135156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52135206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52135256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52136516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52136516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52136594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52141156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52141206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52141256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52142516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52142516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52142594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52147156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52147206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52147256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52148516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52148516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52148594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52153156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52153206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52153256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52154516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52154516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52154594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52159156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52159206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52159256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52160516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52160516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52160594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52165156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52165206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52165256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52166516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52166516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52166594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52171156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52171206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52171256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52172516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52172516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52172594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52177156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52177206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52177256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52178516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52178516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52178594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52183156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52183206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52183256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52184516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52184516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52184594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52189156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52189206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52189256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52190516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52190516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52190594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52195156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52195206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52195256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52196516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52196516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52196594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52201156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52201206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52201256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52202516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52202516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52202594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52207156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52207206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52207256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52208516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52208516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52208594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52213156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52213206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52213256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52214516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52214516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52214594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52219156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52219206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52219256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52220516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52220516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52220594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52249156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52249206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52249256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52250516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52250516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52250594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52255156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52255206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52255256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52256516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52256516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52256594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52261156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52261206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52261256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52262516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52262516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52262594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52267156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52267206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52267256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52268516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52268516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52268594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52273156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52273206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52273256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52274516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52274516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52274594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52279156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52279206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52279256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52280516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52280516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52280594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52285156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52285206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52285256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52286516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52286516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52286594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52291156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52291206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52291256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52292516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52292516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52292594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52297156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52297206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52297256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52298516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52298516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52298594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52303156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52303206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52303256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52304516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52304516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52304594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52309156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52309206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52309256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52310516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52310516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52310594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52315156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52315206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52315256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52316516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52316516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52316594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52321156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52321206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52321256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52322516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52322516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52322594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52327156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52327206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52327256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52328516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52328516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52328594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52333156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52333206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52333256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52334516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52334516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52334594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52339156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52339206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52339256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52340516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52340516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52340594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52345156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52345206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52345256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52346516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52346516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52346594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52375156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52375206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52375256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52376516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52376516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52376594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52376606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52381156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52381206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52381256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52382516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52382516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52382594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52382606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52387156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52387206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52387256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52388516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52388516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52388594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52388606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52393156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52393206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52393256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52394516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52394516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52394594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52394606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52399156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52399206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52399256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52400516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52400516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52400594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52400606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52405156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52405206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52405256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52406516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52406516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52406594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52406606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52411156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52411206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52411256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52412516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52412516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52412594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52412606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52417156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52417206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52417256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52418516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52418516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52418594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52418606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52423156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52423206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52423256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52424516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52424516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52424594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52424606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52429156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52429206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52429256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52430516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52430516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52430594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52430606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52435156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52435206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52435256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52436516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52436516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52436594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52436606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52441156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52441206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52441256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52442516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52442516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52442594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52442606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52447156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52447206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52447256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52448516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52448516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52448594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52448606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52453156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52453206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52453256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52454516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52454516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52454594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52454606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52459156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52459206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52459256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52460516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52460516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52460594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52460606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52465156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52465206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52465256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52466516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52466516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52466594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52466606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52471156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52471206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52471256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52472516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52472516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52472594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52472606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52501156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52501206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52501256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52502516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52502516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52502594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52502606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52507156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52507206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52507256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52508516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52508516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52508594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52508606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52513156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52513206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52513256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52514516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52514516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52514594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52514606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52519156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52519206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52519256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52520516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52520516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52520594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52520606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52525156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52525206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52525256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52526516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52526516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52526594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52526606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52531156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52531206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52531256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52532516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52532516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52532594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52532606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52537156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52537206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52537256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52538516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52538516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52538594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52538606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52543156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52543206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52543256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52544516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52544516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52544594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52544606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52549156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52549206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52549256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52550516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52550516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52550594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52550606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52555156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52555206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52555256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52556516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52556516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52556594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52556606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52561156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52561206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52561256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52562516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52562516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52562594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52562606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52567156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52567206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52567256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52568516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52568516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52568594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52568606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52573156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52573206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52573256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52574516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52574516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52574594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52574606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52579156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52579206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52579256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52580516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52580516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52580594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52580606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52585156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52585206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52585256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52586516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52586516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52586594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52586606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52591156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52591206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52591256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52592516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52592516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52592594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52592606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52597156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52597206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52597256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52598516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52598516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52598594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.main: at time 52598606.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52627156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52627206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52627256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52628516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52628516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52628594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52628672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52633156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52633206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52633256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52634516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52634516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52634594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52634672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52639156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52639206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52639256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52640516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52640516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52640594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52640672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52645156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52645206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52645256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52646516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52646516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52646594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52646672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52651156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52651206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52651256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52652516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52652516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52652594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52652672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52657156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52657206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52657256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52658516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52658516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52658594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52658672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52663156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52663206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52663256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52664516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52664516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52664594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52664672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52669156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52669206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52669256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52670516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52670516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52670594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52670672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52675156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52675206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52675256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52676516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52676516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52676594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52676672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52681156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52681206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52681256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52682516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52682516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52682594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52682672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52687156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52687206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52687256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52688516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52688516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52688594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52688672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52693156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52693206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52693256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52694516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52694516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52694594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52694672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52699156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52699206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52699256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52700516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52700516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52700594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52700672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52705156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52705206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52705256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52706516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52706516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52706594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52706672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52711156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52711206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52711256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52712516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52712516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52712594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52712672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52717156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52717206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52717256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52718516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52718516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52718594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52718672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52723156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52723206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52723256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52724516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52724516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52724594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52724672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52759156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52759206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52759256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52760516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52760516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52760594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52760672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52765156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52765206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52765256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52766516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52766516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52766594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52766672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52771156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52771206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52771256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52772516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52772516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52772594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52772672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52777156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52777206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52777256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52778516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52778516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52778594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52778672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52783156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52783206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52783256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52784516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52784516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52784594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52784672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52789156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52789206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52789256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52790516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52790516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52790594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52790672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52795156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52795206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52795256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52796516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52796516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52796594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52796672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52801156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52801206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52801256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52802516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52802516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52802594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52802672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52807156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52807206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52807256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52808516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52808516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52808594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52808672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52813156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52813206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52813256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52814516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52814516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52814594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52814672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52819156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52819206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52819256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52820516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52820516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52820594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52820672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52825156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52825206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52825256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52826516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52826516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52826594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52826672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52831156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52831206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52831256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52832516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52832516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52832594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52832672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52837156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52837206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52837256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52838516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52838516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52838594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52838672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52843156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52843206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52843256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52844516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52844516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52844594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52844672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52849156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52849206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52849256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52850516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52850516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52850594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52850672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52855156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52855206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52855256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52856516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52856516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52856594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52856672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52891156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52891206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52891256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52892516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52892516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52892594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52892672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52897156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52897206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52897256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52898516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52898516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52898594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52898672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52903156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52903206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52903256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52904516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52904516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52904594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52904672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52909156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52909206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52909256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52910516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52910516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52910594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52910672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52915156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52915206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52915256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52916516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52916516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52916594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52916672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52921156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52921206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52921256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52922516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52922516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52922594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52922672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52927156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52927206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52927256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52928516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52928516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52928594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52928672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52933156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52933206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52933256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52934516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52934516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52934594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52934672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52939156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52939206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52939256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52940516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52940516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52940594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52940672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52945156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52945206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52945256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52946516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52946516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52946594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52946672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52951156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52951206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52951256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52952516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52952516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52952594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52952672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52957156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52957206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52957256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52958516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52958516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52958594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52958672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52963156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52963206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52963256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52964516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52964516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52964594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52964672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52969156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52969206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52969256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52970516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52970516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52970594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52970672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52975156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52975206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52975256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52976516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52976516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52976594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52976672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52981156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52981206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52981256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52982516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52982516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52982594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52982672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.main: at time 52987156.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 52987206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 52987256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 52988516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 52988516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 52988594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 52988672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53017190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53017206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53017256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53018516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53018516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53018594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53018672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53023190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53023206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53023256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53024516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53024516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53024594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53024672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53029190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53029206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53029256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53030516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53030516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53030594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53030672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53035190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53035206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53035256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53036516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53036516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53036594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53036672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53041190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53041206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53041256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53042516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53042516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53042594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53042672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53047190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53047206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53047256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53048516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53048516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53048594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53048672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53053190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53053206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53053256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53054516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53054516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53054594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53054672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53059190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53059206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53059256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53060516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53060516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53060594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53060672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53065190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53065206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53065256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53066516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53066516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53066594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53066672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53071190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53071206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53071256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53072516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53072516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53072594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53072672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53077190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53077206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53077256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53078516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53078516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53078594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53078672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53083190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53083206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53083256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53084516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53084516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53084594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53084672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53089190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53089206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53089256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53090516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53090516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53090594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53090672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53095190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53095206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53095256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53096516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53096516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53096594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53096672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53101190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53101206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53101256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53102516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53102516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53102594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53102672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53107190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53107206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53107256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53108516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53108516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53108594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53108672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53113190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53113206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53113256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53114516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53114516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53114594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53114672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53149190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53149206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53149256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53150516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53150516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53150594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53150672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53155190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53155206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53155256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53156516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53156516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53156594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53156672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53161190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53161206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53161256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53162516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53162516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53162594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53162672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53167190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53167206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53167256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53168516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53168516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53168594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53168672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53173190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53173206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53173256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53174516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53174516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53174594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53174672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53179190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53179206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53179256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53180516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53180516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53180594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53180672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53185190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53185206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53185256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53186516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53186516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53186594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53186672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53191190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53191206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53191256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53192516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53192516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53192594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53192672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53197190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53197206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53197256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53198516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53198516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53198594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53198672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53203190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53203206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53203256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53204516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53204516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53204594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53204672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53209190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53209206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53209256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53210516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53210516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53210594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53210672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53215190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53215206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53215256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53216516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53216516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53216594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53216672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53221190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53221206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53221256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53222516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53222516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53222594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53222672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53227190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53227206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53227256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53228516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53228516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53228594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53228672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53233190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53233206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53233256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53234516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53234516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53234594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53234672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53239190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53239206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53239256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53240516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53240516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53240594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53240672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53245190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53245206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53245256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53246516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53246516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53246594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53246672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53281190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53281206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53281256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53282516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53282516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53282594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53282672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53287190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53287206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53287256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53288516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53288516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53288594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53288672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53293190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53293206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53293256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53294516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53294516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53294594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53294672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53299190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53299206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53299256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53300516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53300516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53300594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53300672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53305190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53305206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53305256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53306516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53306516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53306594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53306672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53311190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53311206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53311256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53312516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53312516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53312594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53312672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53317190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53317206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53317256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53318516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53318516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53318594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53318672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53323190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53323206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53323256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53324516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53324516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53324594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53324672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53329190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53329206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53329256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53330516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53330516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53330594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53330672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53335190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53335206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53335256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53336516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53336516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53336594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53336672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53341190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53341206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53341256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53342516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53342516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53342594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53342672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53347190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53347206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53347256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53348516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53348516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53348594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53348672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53353190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53353206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53353256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53354516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53354516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53354594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53354672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53359190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53359206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53359256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53360516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53360516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53360594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53360672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53365190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53365206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53365256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53366516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53366516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53366594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53366672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53371190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53371206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53371256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53372516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53372516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53372594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53372672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53377190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53377206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53377256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53378516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53378516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53378594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53378672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53407190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53407206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53407256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53408516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53408516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53408594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53408672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53413190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53413206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53413256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53414516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53414516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53414594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53414672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53419190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53419206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53419256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53420516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53420516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53420594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53420672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53425190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53425206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53425256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53426516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53426516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53426594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53426672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53431190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53431206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53431256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53432516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53432516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53432594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53432672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53437190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53437206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53437256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53438516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53438516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53438594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53438672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53443190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53443206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53443256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53444516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53444516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53444594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53444672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53449190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53449206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53449256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53450516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53450516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53450594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53450672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53455190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53455206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53455256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53456516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53456516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53456594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53456672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53461190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53461206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53461256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53462516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53462516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53462594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53462672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53467190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53467206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53467256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53468516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53468516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53468594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53468672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53473190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53473206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53473256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53474516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53474516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53474594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53474672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53479190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53479206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53479256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53480516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53480516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53480594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53480672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53485190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53485206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53485256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53486516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53486516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53486594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53486672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53491190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53491206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53491256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53492516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53492516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53492594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53492672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53497190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53497206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53497256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53498516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53498516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53498594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53498672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53503190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.main: at time 53503206.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53503256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53504516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53504516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53504594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53504672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53533190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53533256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53533268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53534516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53534516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53534594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53534672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53539190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53539256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53539268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53540516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53540516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53540594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53540672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53545190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53545256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53545268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53546516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53546516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53546594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53546672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53551190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53551256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53551268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53552516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53552516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53552594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53552672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53557190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53557256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53557268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53558516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53558516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53558594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53558672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53563190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53563256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53563268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53564516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53564516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53564594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53564672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53569190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53569256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53569268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53570516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53570516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53570594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53570672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53575190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53575256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53575268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53576516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53576516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53576594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53576672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53581190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53581256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53581268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53582516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53582516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53582594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53582672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53587190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53587256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53587268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53588516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53588516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53588594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53588672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53593190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53593256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53593268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53594516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53594516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53594594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53594672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53599190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53599256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53599268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53600516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53600516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53600594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53600672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53605190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53605256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53605268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53606516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53606516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53606594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53606672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53611190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53611256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53611268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53612516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53612516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53612594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53612672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53617190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53617256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53617268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53618516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53618516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53618594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53618672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53623190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53623256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53623268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53624516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53624516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53624594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53624672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53629190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53629256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53629268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53630516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53630516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53630594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53630672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53665190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53665256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53665268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53666516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53666516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53666594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53666672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53671190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53671256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53671268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53672516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53672516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53672594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53672672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53677190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53677256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53677268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53678516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53678516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53678594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53678672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53683190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53683256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53683268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53684516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53684516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53684594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53684672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53689190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53689256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53689268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53690516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53690516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53690594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53690672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53695190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53695256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53695268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53696516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53696516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53696594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53696672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53701190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53701256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53701268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53702516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53702516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53702594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53702672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53707190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53707256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53707268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53708516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53708516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53708594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53708672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53713190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53713256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53713268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53714516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53714516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53714594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53714672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53719190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53719256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53719268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53720516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53720516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53720594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53720672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53725190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53725256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53725268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53726516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53726516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53726594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53726672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53731190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53731256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53731268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53732516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53732516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53732594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53732672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53737190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53737256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53737268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53738516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53738516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53738594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53738672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53743190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53743256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53743268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53744516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53744516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53744594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53744672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53749190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53749256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53749268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53750516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53750516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53750594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53750672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53755190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53755256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53755268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53756516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53756516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53756594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53756672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53761190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53761256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53761268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53762516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53762516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53762594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53762672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53797190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53797256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53797268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53798516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53798516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53798594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53798672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53803190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53803256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53803268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53804516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53804516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53804594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53804672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53809190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53809256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53809268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53810516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53810516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53810594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53810672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53815190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53815256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53815268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53816516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53816516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53816594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53816672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53821190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53821256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53821268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53822516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53822516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53822594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53822672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53827190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53827256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53827268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53828516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53828516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53828594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53828672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53833190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53833256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53833268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53834516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53834516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53834594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53834672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53839190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53839256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53839268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53840516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53840516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53840594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53840672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53845190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53845256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53845268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53846516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53846516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53846594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53846672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53851190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53851256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53851268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53852516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53852516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53852594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53852672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53857190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53857256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53857268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53858516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53858516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53858594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53858672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53863190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53863256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53863268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53864516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53864516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53864594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53864672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53869190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53869256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53869268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53870516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53870516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53870594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53870672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53875190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53875256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53875268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53876516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53876516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53876594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53876672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53881190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53881256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53881268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53882516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53882516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53882594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53882672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53887190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53887256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53887268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53888516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53888516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53888594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53888672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53893190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53893256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53893268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53894516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53894516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53894594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53894672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53923190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53923256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53923268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53924516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53924516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53924594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53924672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53929190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53929256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53929268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53930516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53930516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53930594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53930672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53935190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53935256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53935268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53936516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53936516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53936594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53936672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53941190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53941256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53941268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53942516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53942516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53942594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53942672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53947190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53947256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53947268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53948516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53948516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53948594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53948672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53953190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53953256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53953268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53954516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53954516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53954594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53954672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53959190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53959256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53959268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53960516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53960516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53960594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53960672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53965190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53965256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53965268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53966516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53966516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53966594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53966672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53971190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53971256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53971268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53972516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53972516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53972594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53972672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53977190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53977256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53977268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53978516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53978516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53978594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53978672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53983190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53983256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53983268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53984516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53984516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53984594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53984672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53989190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53989256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53989268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53990516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53990516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53990594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53990672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 53995190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 53995256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 53995268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 53996516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 53996516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 53996594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 53996672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54001190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 54001256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54001268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54002516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54002516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54002594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54002672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54007190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 54007256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54007268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54008516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54008516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54008594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54008672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54013190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 54013256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54013268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54014516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54014516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54014594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54014672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54019190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.main: at time 54019256.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54019268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54020516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54020516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54020594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54020672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54049190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54049268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54049268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54050516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54050516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54050594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54050672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54055190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54055268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54055268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54056516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54056516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54056594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54056672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54061190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54061268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54061268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54062516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54062516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54062594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54062672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54067190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54067268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54067268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54068516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54068516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54068594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54068672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54073190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54073268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54073268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54074516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54074516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54074594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54074672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54079190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54079268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54079268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54080516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54080516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54080594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54080672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54085190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54085268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54085268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54086516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54086516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54086594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54086672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54091190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54091268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54091268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54092516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54092516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54092594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54092672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54097190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54097268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54097268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54098516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54098516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54098594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54098672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54103190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54103268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54103268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54104516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54104516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54104594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54104672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54109190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54109268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54109268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54110516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54110516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54110594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54110672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54115190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54115268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54115268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54116516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54116516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54116594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54116672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54121190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54121268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54121268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54122516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54122516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54122594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54122672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54127190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54127268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54127268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54128516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54128516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54128594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54128672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54133190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54133268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54133268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54134516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54134516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54134594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54134672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54139190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54139268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54139268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54140516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54140516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54140594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54140672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54145190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54145268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54145268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54146516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54146516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54146594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54146672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54181190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54181268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54181268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54182516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54182516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54182594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54182672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54187190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54187268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54187268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54188516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54188516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54188594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54188672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54193190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54193268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54193268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54194516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54194516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54194594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54194672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54199190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54199268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54199268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54200516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54200516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54200594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54200672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54205190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54205268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54205268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54206516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54206516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54206594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54206672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54211190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54211268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54211268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54212516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54212516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54212594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54212672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54217190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54217268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54217268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54218516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54218516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54218594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54218672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54223190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54223268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54223268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54224516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54224516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54224594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54224672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54229190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54229268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54229268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54230516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54230516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54230594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54230672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54235190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54235268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54235268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54236516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54236516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54236594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54236672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54241190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54241268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54241268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54242516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54242516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54242594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54242672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54247190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54247268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54247268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54248516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54248516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54248594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54248672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54253190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54253268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54253268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54254516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54254516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54254594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54254672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54259190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54259268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54259268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54260516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54260516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54260594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54260672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54265190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54265268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54265268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54266516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54266516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54266594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54266672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54271190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54271268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54271268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54272516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54272516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54272594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54272672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54277190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54277268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54277268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54278516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54278516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54278594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54278672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54313190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54313268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54313268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54314516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54314516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54314594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54314672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54319190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54319268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54319268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54320516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54320516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54320594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54320672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54325190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54325268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54325268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54326516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54326516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54326594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54326672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54331190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54331268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54331268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54332516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54332516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54332594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54332672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54337190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54337268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54337268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54338516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54338516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54338594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54338672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54343190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54343268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54343268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54344516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54344516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54344594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54344672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54349190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54349268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54349268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54350516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54350516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54350594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54350672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54355190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54355268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54355268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54356516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54356516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54356594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54356672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54361190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54361268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54361268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54362516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54362516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54362594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54362672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54367190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54367268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54367268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54368516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54368516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54368594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54368672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54373190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54373268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54373268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54374516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54374516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54374594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54374672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54379190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54379268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54379268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54380516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54380516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54380594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54380672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54385190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54385268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54385268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54386516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54386516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54386594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54386672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54391190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54391268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54391268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54392516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54392516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54392594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54392672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54397190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54397268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54397268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54398516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54398516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54398594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54398672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54403190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54403268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54403268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54404516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54404516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54404594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54404672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54409190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54409268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54409268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54410516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54410516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54410594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54410672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54439190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54439268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54439268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54439306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54440516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54440516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54440594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54440672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54445190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54445268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54445268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54445306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54446516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54446516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54446594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54446672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54451190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54451268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54451268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54451306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54452516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54452516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54452594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54452672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54457190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54457268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54457268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54457306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54458516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54458516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54458594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54458672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54463190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54463268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54463268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54463306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54464516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54464516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54464594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54464672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54469190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54469268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54469268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54469306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54470516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54470516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54470594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54470672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54475190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54475268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54475268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54475306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54476516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54476516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54476594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54476672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54481190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54481268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54481268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54481306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54482516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54482516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54482594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54482672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54487190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54487268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54487268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54487306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54488516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54488516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54488594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54488672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54493190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54493268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54493268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54493306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54494516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54494516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54494594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54494672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54499190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54499268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54499268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54499306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54500516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54500516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54500594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54500672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54505190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54505268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54505268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54505306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54506516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54506516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54506594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54506672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54511190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54511268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54511268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54511306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54512516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54512516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54512594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54512672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54517190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54517268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54517268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54517306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54518516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54518516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54518594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54518672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54523190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54523268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54523268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54523306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54524516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54524516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54524594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54524672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54529190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54529268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54529268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54529306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54530516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54530516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54530594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54530672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54535190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54535268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54535268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54535306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54536516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54536516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54536594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54536672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54565190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54565268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54565268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54565306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54566516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54566516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54566594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54566672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54571190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54571268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54571268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54571306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54572516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54572516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54572594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54572672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54577190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54577268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54577268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54577306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54578516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54578516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54578594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54578672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54583190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54583268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54583268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54583306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54584516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54584516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54584594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54584672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54589190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54589268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54589268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54589306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54590516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54590516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54590594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54590672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54595190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54595268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54595268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54595306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54596516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54596516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54596594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54596672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54601190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54601268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54601268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54601306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54602516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54602516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54602594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54602672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54607190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54607268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54607268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54607306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54608516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54608516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54608594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54608672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54613190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54613268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54613268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54613306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54614516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54614516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54614594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54614672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54619190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54619268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54619268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54619306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54620516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54620516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54620594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54620672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54625190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54625268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54625268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54625306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54626516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54626516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54626594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54626672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54631190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54631268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54631268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54631306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54632516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54632516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54632594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54632672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54637190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54637268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54637268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54637306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54638516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54638516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54638594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54638672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54643190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54643268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54643268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54643306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54644516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54644516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54644594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54644672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54649190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54649268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54649268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54649306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54650516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54650516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54650594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54650672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54655190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54655268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54655268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54655306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54656516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54656516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54656594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54656672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54661190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54661268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54661268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.main: at time 54661306.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54662516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54662516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54662594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54662672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54691190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54691268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54691268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54691346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54692516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54692516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54692594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54692672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54697190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54697268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54697268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54697346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54698516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54698516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54698594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54698672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54703190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54703268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54703268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54703346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54704516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54704516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54704594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54704672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54709190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54709268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54709268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54709346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54710516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54710516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54710594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54710672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54715190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54715268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54715268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54715346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54716516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54716516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54716594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54716672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54721190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54721268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54721268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54721346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54722516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54722516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54722594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54722672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54727190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54727268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54727268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54727346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54728516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54728516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54728594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54728672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54733190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54733268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54733268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54733346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54734516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54734516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54734594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54734672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54739190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54739268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54739268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54739346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54740516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54740516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54740594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54740672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54745190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54745268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54745268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54745346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54746516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54746516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54746594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54746672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54751190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54751268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54751268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54751346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54752516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54752516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54752594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54752672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54757190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54757268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54757268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54757346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54758516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54758516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54758594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54758672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54763190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54763268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54763268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54763346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54764516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54764516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54764594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54764672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54769190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54769268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54769268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54769346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54770516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54770516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54770594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54770672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54775190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54775268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54775268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54775346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54776516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54776516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54776594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54776672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54781190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54781268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54781268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54781346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54782516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54782516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54782594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54782672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> 
ddr3_dimm_micron_sim.ddr3_module.U6R0.dqs_pos_timing_check: at time 54787190.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U7R0.dqs_pos_timing_check: at time 54787268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U8R0.dqs_pos_timing_check: at time 54787268.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U9R0.dqs_pos_timing_check: at time 54787346.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 1500 ps] NOP -> ddr3_dimm_micron_sim.ddr3_module.U1R0.dqs_pos_timing_check: at time 54788516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U2R0.dqs_pos_timing_check: at time 54788516.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U3R0.dqs_pos_timing_check: at time 54788594.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_dimm_micron_sim.ddr3_module.U4R0.dqs_pos_timing_check: at time 54788672.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] MRS -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     0) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,     0) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     0) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     0) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 1500 ps] NOP -> 
[ 3000 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     0) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     0) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    24) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    64) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    80) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   120) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   144) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   184) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   200) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   224) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   240) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   264) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   280) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   304) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   320) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   344) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   360) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   384) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   400) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   424) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   440) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   464) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   480) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   504) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   520) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   544) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   584) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   600) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   624) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   640) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   664) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   680) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   744) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   760) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   100) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   101) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   102) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   103) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   104) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   105) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   106) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   107) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   108) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   109) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   110) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   111) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   112) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   113) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   114) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   115) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   116) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   117) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   118) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   119) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   120) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   121) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   122) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   123) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   124) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   125) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   126) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   127) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   128) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   129) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   130) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   131) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   132) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   133) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   134) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   135) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   136) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   137) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   138) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   139) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   140) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   141) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   142) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   143) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   144) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   145) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   146) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   147) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   148) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   149) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   150) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   151) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   152) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   153) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   154) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   155) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   156) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   157) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   158) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   159) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   160) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   161) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   162) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   163) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   164) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   165) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   166) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   167) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   168) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   169) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   170) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   171) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   172) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   173) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   174) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   175) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   176) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   177) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   178) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   179) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   180) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   181) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   182) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   183) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   184) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   185) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   186) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   187) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   188) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   189) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   190) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   191) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   192) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   193) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   194) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   195) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   196) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   197) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   198) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   199) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   100) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   101) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   102) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   103) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   104) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   105) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   106) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   107) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   108) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   109) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   110) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   111) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   112) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   113) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   114) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   115) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   116) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   117) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   118) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   119) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   120) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   121) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   122) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   123) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   124) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   125) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   126) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   127) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   128) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   129) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   130) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   131) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   132) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   133) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   134) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   135) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   136) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   137) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   138) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   139) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   140) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   141) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   142) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   143) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   144) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   145) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   146) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   147) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   148) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   149) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   150) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   151) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   152) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   153) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   154) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   155) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   156) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   157) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   158) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   159) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   160) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   161) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   162) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   163) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   164) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   165) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   166) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   167) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   168) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   169) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   170) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   171) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   172) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   173) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   174) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   175) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   176) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   177) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   178) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   179) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   180) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   181) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   182) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   183) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   184) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   185) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   186) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   187) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   188) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   189) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   190) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   191) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   192) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   193) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   194) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   195) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   196) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   197) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   198) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   199) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     0) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   800) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   808) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   808) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   816) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   824) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   832) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   840) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   848) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   848) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   856) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   864) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   872) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   880) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   880) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   888) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   888) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   896) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   904) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   912) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   920) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   928) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   928) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   936) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   944) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   952) -> 
[ 4500 ps] ACT @ (1,     0) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   960) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   960) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   968) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   968) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   976) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   984) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1000) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1000) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1008) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1008) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1016) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    16) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    24) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    24) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    32) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,    40) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    56) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    64) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    64) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    72) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,    80) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    96) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   104) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   104) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   112) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   120) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   136) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   144) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   144) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   152) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   160) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   176) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   184) -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   184) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   192) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (1,     0) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   208) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   216) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   216) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   224) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   232) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   248) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   256) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   256) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   264) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   272) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   288) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   296) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   296) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   304) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   312) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   328) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   336) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   336) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   344) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   352) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   368) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   376) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   376) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   384) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   392) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   408) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   416) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   416) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   424) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   432) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   448) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   456) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   456) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   464) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   472) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   488) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   496) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   496) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   504) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   512) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   528) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   536) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   536) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   544) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   552) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   568) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   576) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   576) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   584) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   592) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   608) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   616) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   616) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   624) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   632) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   648) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   656) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   656) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   664) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   672) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   688) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   696) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   704) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   712) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   728) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   736) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   736) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   744) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   752) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   768) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   776) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   784) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   792) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   800) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   816) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   816) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   824) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   832) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   840) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   848) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   848) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   856) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   856) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   864) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   872) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   880) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   888) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   888) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   896) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   904) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   912) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   920) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   928) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   928) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   936) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   936) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   944) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   952) -> [ 4500 ps] ACT @ (2,     0) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   960) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   968) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     0) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   800) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   816) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   840) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   856) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   880) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   896) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   920) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   936) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   944) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   960) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   976) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1000) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1016) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   816) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   832) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   896) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   912) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   936) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   944) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   952) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   976) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   992) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,  1016) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   832) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   848) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   872) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   888) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   912) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   928) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   944) -> [ 4500 ps] ACT @ (3,     0) -> [ 1500 ps]  WR @ (2,   952) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   968) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,  1008) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   256) -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps]  WR @ (3,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   272) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,     0) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   832) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   848) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   872) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   888) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   912) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   928) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   944) -> [ 4500 ps] ACT @ (4,     0) -> [ 1500 ps]  WR @ (3,   952) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   968) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1008) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   808) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   824) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   848) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   864) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   888) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   904) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   928) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   944) -> [ 4500 ps] ACT @ (5,     0) -> 
[ 1500 ps]  WR @ (4,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   968) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   984) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,  1008) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   800) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   824) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   840) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   864) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   880) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   904) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   920) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   944) -> 
[ 4500 ps] ACT @ (6,     0) -> [ 1500 ps]  WR @ (5,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   960) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   984) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,  1000) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   800) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   816) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   840) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   856) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   880) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   896) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   920) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   936) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   944) -> [ 4500 ps] ACT @ (7,     0) -> [ 1500 ps]  WR @ (6,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   960) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   976) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,  1000) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,  1016) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   816) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   832) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   896) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   912) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   936) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   944) -> [ 4500 ps] ACT @ (0,     1) -> [ 1500 ps]  WR @ (7,   952) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   976) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   992) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1016) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   832) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   848) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   872) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   888) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   912) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   928) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   944) -> [ 4500 ps] ACT @ (1,     1) -> [ 1500 ps]  WR @ (0,   952) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   968) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1008) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,  1016) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     0) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    16) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    32) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    56) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    72) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    96) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   112) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   136) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   152) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   176) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   192) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   216) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   232) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   256) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   272) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   296) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   312) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   336) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   352) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   376) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   392) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   416) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   432) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   456) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   472) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   496) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   512) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   536) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   552) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   576) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   592) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   616) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   632) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   656) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   672) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   712) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   736) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   752) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   792) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   816) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   832) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   856) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   872) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   912) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   936) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (1) -> 
[ 1500 ps]  RD @ (0,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   960) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   968) -> [ 1500 ps] ACT @ (1,     0) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   976) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1000) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1016) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    16) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    32) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    56) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    72) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    96) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   112) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   136) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   152) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   176) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   192) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   216) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   232) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   256) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   272) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   296) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   312) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   336) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   352) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   376) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   392) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   416) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   432) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   456) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   472) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   496) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   512) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   536) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   552) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   576) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   592) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   616) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   632) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   656) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   672) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   712) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   736) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   752) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   792) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   816) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   832) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   856) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   872) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   912) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   936) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   944) -> [ 1500 ps] ACT @ (2,     0) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   952) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   976) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   992) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,  1016) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,     8) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    32) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    48) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    72) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    88) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   112) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   128) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   152) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   168) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   192) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   208) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   232) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   248) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   272) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   288) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   312) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   328) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   352) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   368) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   392) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   408) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   432) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   448) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   472) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   488) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   512) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   528) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   552) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   568) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   592) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   608) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   632) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   648) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   672) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   688) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   712) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   728) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   752) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   768) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   792) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   832) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   848) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   872) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   888) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   912) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   928) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   952) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   968) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   992) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,  1008) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,     8) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    24) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    48) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    64) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    88) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   104) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   128) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   144) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   168) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   184) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   208) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   224) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   248) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   264) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   288) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   304) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   328) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   344) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   368) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   384) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   408) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   424) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   448) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   464) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   488) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   504) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   528) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   544) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   568) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   584) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   608) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   624) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   648) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   664) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   688) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   704) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   728) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   744) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   768) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   784) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   808) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   824) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   848) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   864) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   888) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   904) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   928) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   944) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   968) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   984) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1008) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    24) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    40) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    64) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    80) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   104) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   120) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   144) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   184) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   200) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   224) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   240) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   264) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   280) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   304) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   320) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps]  RD @ (4,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   344) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,     0) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   368) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   392) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   408) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   432) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   448) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   472) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   488) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   512) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   528) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   552) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   568) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   592) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   608) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   632) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   648) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   672) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   688) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   712) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   728) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   752) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   768) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   792) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   832) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   848) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   872) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   888) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   912) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   928) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   944) -> [ 1500 ps] ACT @ (5,     0) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   952) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   968) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   992) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,  1008) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,     8) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    24) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    48) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    64) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    88) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   104) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   128) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   144) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   168) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   184) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   208) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   224) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   248) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   264) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   288) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   304) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   328) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   344) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   368) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   384) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   408) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   424) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   448) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   464) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   488) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   504) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   528) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   544) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   568) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   584) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   608) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   624) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   648) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   664) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   688) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   704) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   728) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   744) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   768) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   784) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   808) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   824) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   848) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   864) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   888) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   904) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   928) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   944) -> 
[ 1500 ps] ACT @ (6,     0) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   968) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   984) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,  1008) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    24) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    40) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    64) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    80) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   104) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   120) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   144) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   184) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   200) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   224) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   240) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   264) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   280) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   304) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   320) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   344) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   360) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   384) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   400) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   424) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   440) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   464) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   480) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   504) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   520) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   544) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   560) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   584) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   600) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   624) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   640) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   664) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   680) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   704) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   720) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   744) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   760) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   784) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   824) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   840) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   864) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   880) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   904) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   944) -> [ 1500 ps] ACT @ (7,     0) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   960) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   984) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,  1000) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    16) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    40) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    56) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    80) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    96) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   120) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   136) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   160) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   176) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   200) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   216) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   240) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   256) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   280) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   296) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   320) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   336) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   360) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   376) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   400) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   416) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   440) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   456) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   480) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   496) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   520) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   536) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   560) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   576) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   600) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   616) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   640) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   656) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   680) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   696) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   720) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   736) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   760) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   776) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   800) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   816) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   856) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   880) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   896) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   920) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   936) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   944) -> [ 1500 ps] ACT @ (0,     1) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   960) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   976) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1000) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1016) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    16) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    32) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    56) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    72) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    96) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   112) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   136) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   152) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   176) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   192) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   216) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   232) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   256) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   272) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   296) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   312) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   336) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   352) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   376) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   392) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   416) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   432) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   456) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   472) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   496) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   512) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   536) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   552) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   576) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   592) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   616) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   632) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   656) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   672) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   712) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   736) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   752) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   792) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   816) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   832) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   856) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   872) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   912) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   936) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   944) -> [ 1500 ps] ACT @ (1,     1) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   952) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   976) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   992) -> 

--------------------------------
DONE TEST 1: FIRST ROW
Number of Operations: 2304
Time Started: 118320 ns
Time Done: 133116 ns
Average Rate: 6 ns/request
--------------------------------


[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1016) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     0) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> FAILED: Address = 1151, expected data = cbe09c97cbdf8e97cbde8097cbdd7297cbdc6497cbdb5697cbda4897cbd93a97cbd82c97cbd71e97cbd61297cbd50497cbd3f697cbd2e897cbd1da97cbd0cc97, read data = 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000123456789 @ 133170000.0 ps
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   816) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   832) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   896) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   912) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   936) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   944) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   952) -> [ 1500 ps] PRE @ (1) -> 
[ 3000 ps] NOP -> [ 1500 ps]  WR @ (0,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   968) -> [ 4500 ps] ACT @ (1,     0) -> 
[ 1500 ps]  WR @ (0,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1008) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   808) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   824) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   848) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   864) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   888) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   904) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   928) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   944) -> [ 4500 ps] ACT @ (2,     0) -> 
[ 1500 ps]  WR @ (1,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   968) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   984) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,  1008) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   800) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   824) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   840) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   864) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   880) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   904) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   920) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   944) -> 
[ 4500 ps] ACT @ (3,     0) -> [ 1500 ps]  WR @ (2,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   960) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   984) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,  1000) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   800) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   816) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   840) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   856) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   880) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   896) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   920) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   936) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   944) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   960) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   976) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1000) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1016) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   816) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   832) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   896) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   912) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   936) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   944) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   952) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   976) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   992) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,  1016) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   440) -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps]  WR @ (5,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   456) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (5,     0) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   816) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   832) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   896) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   912) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   936) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   944) -> [ 4500 ps] ACT @ (6,     0) -> [ 1500 ps]  WR @ (5,   952) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   976) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   992) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,  1016) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   832) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   848) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   872) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   888) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   912) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   928) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   944) -> [ 4500 ps] ACT @ (7,     0) -> [ 1500 ps]  WR @ (6,   952) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   968) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,  1008) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   808) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   824) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   848) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   864) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   888) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   904) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   928) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   944) -> [ 4500 ps] ACT @ (0,     1) -> 
[ 1500 ps]  WR @ (7,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   968) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   984) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1008) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   800) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   824) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   840) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   864) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   880) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   904) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   920) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   944) -> 
[ 4500 ps] ACT @ (1,     1) -> [ 1500 ps]  WR @ (0,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   960) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   984) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1000) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1016) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     0) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    24) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    64) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    80) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   120) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   144) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   184) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   200) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   224) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   240) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   264) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   280) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   304) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   320) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   344) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   360) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   384) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   400) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   424) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   440) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   464) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   480) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   504) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   520) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   544) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   584) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   600) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   624) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   640) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   664) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   680) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   744) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   760) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   824) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   864) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   880) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   904) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   944) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (1) -> [ 1500 ps]  RD @ (0,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   968) -> [ 1500 ps] ACT @ (1,     0) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   984) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1008) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    24) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    40) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    64) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    80) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   104) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   120) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   144) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   184) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   200) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   224) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   240) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   264) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   280) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   304) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   320) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   344) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   360) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   384) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   400) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   424) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   440) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   464) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   480) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   504) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   520) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   544) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   560) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   584) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   600) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   624) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   640) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   664) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   680) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   704) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   720) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   744) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   760) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   784) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   824) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   840) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   864) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   880) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   904) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   944) -> [ 1500 ps] ACT @ (2,     0) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   960) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   984) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,  1000) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    16) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    40) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    56) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    80) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    96) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   120) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   136) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   160) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   176) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   200) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   216) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   240) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   256) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   280) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   296) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   320) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   336) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   360) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   376) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   400) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   416) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   440) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   456) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   480) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   496) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   520) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   536) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   560) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   576) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   600) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   616) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   640) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   656) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   680) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   696) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   720) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   736) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   760) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   776) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   800) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   816) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   856) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   880) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   896) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   920) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   936) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   944) -> [ 1500 ps] ACT @ (3,     0) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   960) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   976) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,  1000) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,  1016) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    16) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    32) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    56) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    72) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    96) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   112) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   136) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   152) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   176) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   192) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   216) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   232) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   256) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   272) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   296) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   312) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   336) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   352) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   376) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   392) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   416) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   432) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   456) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   472) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   496) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   512) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   536) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   552) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   576) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   592) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   616) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   632) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   656) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   672) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   712) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   736) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   752) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   792) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   816) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   832) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   856) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   872) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   912) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   936) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   944) -> [ 1500 ps] ACT @ (4,     0) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   952) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   976) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   992) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1016) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,     8) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    32) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    48) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    72) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    88) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   112) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   128) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   152) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   168) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   192) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   208) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   232) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   248) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   272) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   288) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   312) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   328) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   352) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   368) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   392) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   408) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   432) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   448) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   472) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   488) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   512) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   528) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   552) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   568) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   592) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   608) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   632) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   648) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   672) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   688) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   712) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   728) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   752) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   768) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   792) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   832) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   848) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   872) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   888) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   912) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   928) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   952) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   968) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   992) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,  1008) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,     8) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    24) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    48) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    64) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    88) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   104) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   128) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   144) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   168) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   184) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   208) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   224) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   248) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   264) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   288) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   304) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   328) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   344) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   368) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   384) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   408) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   424) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   448) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   464) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   488) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   504) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   528) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   544) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   568) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   584) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   608) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   624) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   648) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   664) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   688) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   704) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   728) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   744) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   768) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   784) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   808) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   824) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   848) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   864) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   888) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   904) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   928) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   944) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   968) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   984) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,  1008) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    24) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    40) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    64) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    80) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   104) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   120) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   144) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   184) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   200) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   224) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   240) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   264) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   280) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   304) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   320) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   344) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   360) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   384) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   400) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   424) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   440) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   464) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   480) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   504) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps]  RD @ (6,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   528) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (6,     0) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   552) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   568) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   592) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   608) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   632) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   648) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   672) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   688) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   712) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   728) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   752) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   768) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   792) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   832) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   848) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   872) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   888) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   912) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   928) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   944) -> [ 1500 ps] ACT @ (7,     0) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   952) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   968) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   992) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,  1008) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,     8) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    24) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    48) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    64) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    88) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   104) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   128) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   144) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   168) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   184) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   208) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   224) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   248) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   264) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   288) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   304) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   328) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   344) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   368) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   384) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   408) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   424) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   448) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   464) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   488) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   504) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   528) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   544) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   568) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   584) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   608) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   624) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   648) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   664) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   688) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   704) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   728) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   744) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   768) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   784) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   808) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   824) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   848) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   864) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   888) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   904) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   928) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   944) -> 
[ 1500 ps] ACT @ (0,     1) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   968) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   984) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1008) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    24) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    64) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    80) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   120) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   144) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   184) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   200) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   224) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   240) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   264) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   280) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   304) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   320) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   344) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   360) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   384) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   400) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   424) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   440) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   464) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   480) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   504) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   520) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   544) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   584) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   600) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   624) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   640) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   664) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   680) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   744) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   760) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   824) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   864) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   880) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   904) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   944) -> [ 1500 ps] ACT @ (1,     1) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   960) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   984) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   992) -> 
--------------------------------
DONE TEST 1: MIDDLE ROW
Number of Operations: 2304
Time Started: 133116 ns
Time Done: 147930 ns
Average Rate: 6 ns/request
--------------------------------


[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1000) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 32767) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> FAILED: Address = 1151, expected data = cbe09c97cbdf8e97cbde8097cbdd7297cbdc6497cbdb5697cbda4897cbd93a97cbd82c97cbd71e97cbd61297cbd50497cbd3f697cbd2e897cbd1da97cbd0cc97, read data = 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000123456789 @ 147984000.0 ps
[ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   808) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   824) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   848) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   864) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   888) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   904) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   928) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   944) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   952) -> [ 1500 ps] PRE @ (1) -> [ 3000 ps] NOP -> [ 1500 ps]  WR @ (0,   960) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   968) -> [ 4500 ps] ACT @ (1, 32767) -> [ 1500 ps]  WR @ (0,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   984) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1000) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    16) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   160) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   176) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   360) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   376) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   560) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   576) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   640) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   696) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   800) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   816) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   840) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   856) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   880) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   896) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   920) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   936) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   944) -> [ 4500 ps] ACT @ (2, 32767) -> [ 1500 ps]  WR @ (1,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   960) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   976) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (1,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,  1000) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (1,  1016) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   816) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   832) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   896) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   912) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   936) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   944) -> [ 4500 ps] ACT @ (3, 32767) -> [ 1500 ps]  WR @ (2,   952) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   968) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   976) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,   992) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (2,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (2,  1016) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,     8) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    48) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   208) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   392) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   408) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   832) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   848) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   872) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   888) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   912) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   928) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   944) -> [ 4500 ps] ACT @ (4, 32767) -> [ 1500 ps]  WR @ (3,   952) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   968) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1008) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   808) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   824) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   848) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   864) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   888) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   904) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   928) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   944) -> [ 4500 ps] ACT @ (5, 32767) -> 
[ 1500 ps]  WR @ (4,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   968) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   984) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,  1008) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    80) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   120) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   224) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   240) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   800) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   824) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   840) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   864) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   880) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   904) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   920) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   944) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   952) -> [ 1500 ps] PRE @ (6) -> [ 3000 ps] NOP -> [ 1500 ps]  WR @ (5,   960) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   968) -> [ 4500 ps] ACT @ (6, 32767) -> [ 1500 ps]  WR @ (5,   976) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (5,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,  1000) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,  1008) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (5,  1016) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,    96) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   112) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   152) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   256) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   272) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   496) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   512) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   792) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   816) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   832) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   896) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   912) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   936) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   944) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   952) -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps]  WR @ (6,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   968) -> [ 4500 ps] ACT @ (7, 32767) -> 
[ 1500 ps]  WR @ (6,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (6,  1008) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (6,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   624) -> [ 1500 ps] NOP -> 
[ 3000 ps] NOP -> [ 1500 ps]  WR @ (7,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 32767) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   672) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   728) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   832) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   848) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   872) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   888) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   912) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   928) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   944) -> [ 4500 ps] ACT @ (0, 32768) -> [ 1500 ps]  WR @ (7,   952) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   968) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   984) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1008) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,  1016) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   808) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   824) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   848) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   864) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   888) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   904) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   928) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   944) -> [ 4500 ps] ACT @ (1, 32768) -> 
[ 1500 ps]  WR @ (0,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   968) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   976) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   984) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   992) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1000) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1008) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,  1016) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32767) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    16) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    56) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    80) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    96) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   120) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   136) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   160) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   176) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   200) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   216) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   240) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   256) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   280) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   296) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   320) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   336) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   360) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   376) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   400) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   416) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   440) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   456) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   480) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   496) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   520) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   536) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   576) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   600) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   616) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   640) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   656) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   680) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   696) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   736) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   760) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   776) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   800) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   816) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   856) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   880) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   896) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   920) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   936) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (1) -> [ 1500 ps]  RD @ (0,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   960) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   968) -> [ 1500 ps] ACT @ (1, 32767) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   984) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1000) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    16) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    40) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    56) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    80) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,    96) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   120) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   136) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   160) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   176) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   200) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   216) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   240) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   256) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   280) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   296) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   320) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   336) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   360) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   376) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   400) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   416) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   440) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   456) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   480) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   496) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   520) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   536) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   560) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   576) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   600) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   616) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   640) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   656) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   680) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   696) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   720) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   736) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   760) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   776) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   800) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   816) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   856) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   880) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   896) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   920) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   936) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   944) -> [ 1500 ps] ACT @ (2, 32767) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   960) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   976) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (1,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,  1000) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (1,  1016) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    16) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    32) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    56) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    72) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,    96) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   112) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   136) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   152) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   176) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   192) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   216) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   232) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   256) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   272) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   296) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   312) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   336) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   352) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   376) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   392) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   416) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   432) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   456) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   472) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   496) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   512) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   536) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   552) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   576) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   592) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   616) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   632) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   656) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   672) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   712) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   736) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   752) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   792) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   816) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   832) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   856) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   872) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   912) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   936) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   944) -> [ 1500 ps] ACT @ (3, 32767) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   952) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   976) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,   992) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (2,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (2,  1016) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,     8) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    32) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    48) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    72) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    88) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   112) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   128) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   152) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   168) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   192) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   208) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   232) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   248) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   272) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   288) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   312) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   328) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   352) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   368) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   392) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   408) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   432) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   448) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   472) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   488) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   512) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   528) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   552) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   568) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   592) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   608) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   632) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   648) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   672) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   688) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   712) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   728) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   752) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   768) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   792) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   832) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   848) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   872) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   888) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   912) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   928) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   944) -> [ 1500 ps] ACT @ (4, 32767) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   952) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   968) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   992) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1008) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,     8) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    24) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    48) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    64) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    88) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   104) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   128) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   144) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   168) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   184) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   208) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   224) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   248) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   264) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   288) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   304) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   328) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   344) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   368) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   384) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   408) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   424) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   448) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   464) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   488) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   504) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   528) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   544) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   568) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   584) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   608) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   624) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   648) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   664) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   688) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   704) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   728) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   744) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   768) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   784) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   808) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   824) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   848) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   864) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   888) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   904) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   928) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   944) -> 
[ 1500 ps] ACT @ (5, 32767) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   968) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   984) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,  1008) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    24) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    40) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    64) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    80) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   104) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   120) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   144) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   184) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   200) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   224) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   240) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   264) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   280) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   304) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   320) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   344) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   360) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   384) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   400) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   424) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   440) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   464) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   480) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   504) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   520) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   544) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   560) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   584) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   600) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   624) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   640) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   664) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   680) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   704) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   720) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   744) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   760) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   784) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   824) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   840) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   864) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   880) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   904) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   944) -> [ 1500 ps] ACT @ (6, 32767) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   960) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   984) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,  1000) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (5,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (5,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    16) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    40) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    56) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    80) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,    96) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   120) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   136) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   160) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   176) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   200) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   216) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   240) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   256) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   280) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   296) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   320) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   336) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   360) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   376) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   400) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   416) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   440) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   456) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   480) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   496) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   520) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   536) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   560) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   576) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   600) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   616) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   640) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   656) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   680) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   696) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   720) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   736) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   760) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   776) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   800) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   816) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   856) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   880) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   896) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   920) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   936) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   960) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   976) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (6,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,  1000) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (6,  1016) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    16) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    32) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    56) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    72) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,    96) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   112) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   136) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   152) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   176) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   192) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   216) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   232) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   256) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   272) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   296) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   312) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   336) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   352) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   376) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   392) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   416) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   432) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   456) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   472) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   496) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   512) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   536) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   552) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   576) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   592) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   616) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   632) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   656) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   672) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   712) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   736) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   752) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   792) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   816) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   832) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   856) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   872) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   912) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   936) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 1500 ps]  RD @ (7,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   960) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   968) -> [ 1500 ps] ACT @ (0, 32768) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   976) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1000) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1016) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    16) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    32) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    56) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    72) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    96) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   112) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   136) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   152) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   176) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   192) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   216) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   232) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   256) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   272) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   296) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   312) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   336) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   352) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   376) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   392) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   416) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   432) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   456) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   472) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   496) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   512) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   536) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   552) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   576) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   592) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   616) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   632) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   656) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   672) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32768) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   744) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   760) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   824) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   864) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   880) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   904) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   944) -> [ 1500 ps] ACT @ (1, 32768) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   960) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   984) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   992) -> 
--------------------------------
DONE TEST 1: LAST ROW
Number of Operations: 2304
Time Started: 147930 ns
Time Done: 162744 ns
Average Rate: 6 ns/request
--------------------------------


[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1000) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (5,  2852) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (1) -> [ 3000 ps] ACT @ (4,  2852) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (1,  1773) -> [ 1500 ps] NOP -> FAILED: Address = 33554559, expected data = 286d5d50286c4f50286b4150286a33502869255028681750286709502865fb502864ed502863df502862d3502861c5502860b750285fa950285e9b50285d8d50, read data = 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000123456789 @ 162798000.0 ps
[ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   960) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1773) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (1) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   960) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 65150) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   694) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   960) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   952) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 64071) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   952) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 61913) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62992) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   952) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   952) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59754) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 60834) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   952) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 58675) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   952) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 56517) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57596) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   944) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54358) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 55438) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   944) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   944) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 53279) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   944) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51121) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52200) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   944) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   944) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 48962) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 50042) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   944) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   936) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 47883) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   936) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 45725) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 46804) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   936) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43566) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44646) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   936) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   936) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 42487) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   936) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40329) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 41408) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   928) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38170) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 39250) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   928) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 37091) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   928) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 34933) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36012) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   928) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   928) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32774) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 33854) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   928) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 30616) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31695) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   920) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 29537) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   920) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27378) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28458) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   920) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   920) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 25220) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 26299) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   920) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 24141) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   912) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 21982) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23062) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   912) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19824) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20903) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   912) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   912) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 18745) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   912) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16586) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 17666) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   912) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   912) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 14428) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15507) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   904) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 13349) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   904) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11190) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12270) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   904) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9032) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10111) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   904) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   904) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7953) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   896) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  5794) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  6874) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   896) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3636) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4715) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   896) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  2557) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   896) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,   398) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1478) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   896) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   896) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 63776) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 64855) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   888) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 61617) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62697) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   888) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 60538) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   888) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58380) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59459) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   888) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   888) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 56221) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 57301) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   880) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 55142) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   880) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 52984) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54063) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   880) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 50825) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51905) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   880) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   880) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 49746) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   880) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47588) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 48667) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   872) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 45429) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46509) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 44350) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   872) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42192) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43271) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   872) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40033) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 41113) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   864) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38954) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   864) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 36796) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 37875) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   864) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34637) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35717) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   864) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33558) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   864) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 31400) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32479) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   856) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29241) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 30321) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 27083) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 28162) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   856) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 26004) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   856) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 23845) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 24925) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   848) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21687) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 22766) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   848) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 20608) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   848) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 18449) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19529) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   848) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 16291) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17370) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   848) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   840) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 15212) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   840) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13053) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 14133) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   840) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   840) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 10895) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11974) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   840) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9816) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   840) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  7657) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8737) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   832) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5499) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6578) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   832) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   832) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4420) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   832) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  2261) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  3341) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   832) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   103) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  1182) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   832) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64560) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   824) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62401) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 63481) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   824) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   824) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60243) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 61322) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   824) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 58084) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 59164) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   824) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57005) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   816) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54847) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55926) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   816) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   816) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52688) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 53768) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   816) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 51609) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   816) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 49451) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 50530) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   816) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 47292) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48372) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   808) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   808) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 46213) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   808) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44055) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45134) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   808) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 41896) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42976) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40817) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   800) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38659) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39738) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   800) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36500) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37580) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   800) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   800) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35421) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   800) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 33263) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 34342) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   800) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31104) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32184) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   792) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30025) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   792) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 27867) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 28946) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25708) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 26788) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23550) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24629) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 22471) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20312) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21392) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   784) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 18154) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 19233) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 17075) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   784) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 14916) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 15996) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12758) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13837) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 11679) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  9520) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] ACT @ (0, 10600) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   776) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   776) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8441) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7362) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   776) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  6283) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4124) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  5204) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1966) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  3045) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   768) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   887) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   768) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 64264) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 65344) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   760) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62106) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 63185) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 61027) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 58868) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 59948) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   760) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   760) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56710) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57789) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   760) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54551) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 55631) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 53472) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   752) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 51314) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52393) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   752) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 49155) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 50235) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   752) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   752) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 48076) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   744) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 45918) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 46997) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 43759) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44839) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   744) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 42680) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   744) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40522) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41601) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   744) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38363) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 39443) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   736) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 37284) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   736) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35126) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 36205) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   736) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32967) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 34047) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   736) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   736) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31888) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   728) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 29730) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30809) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27571) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 28651) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   728) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 26492) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   728) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 24334) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25413) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   728) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22175) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23255) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   720) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 20017) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 21096) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 18938) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 16779) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 17859) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   720) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   720) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 14621) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15700) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 13542) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11383) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12463) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   712) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  9225) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10304) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   712) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   712) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8146) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  5987) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7067) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   704) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3829) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4908) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  2750) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,   591) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  1671) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   704) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   704) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 63969) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 65048) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62890) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 60731) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 61811) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   696) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58573) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 59652) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   696) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 57494) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   696) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 55335) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56415) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   688) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53177) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54256) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 51018) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 52098) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   688) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   688) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 49939) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   688) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 47781) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 48860) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45622) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46702) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   680) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 44543) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   680) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42385) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43464) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   680) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 40226) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 41306) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   680) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39147) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   672) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 36989) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38068) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   672) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34830) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35910) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   672) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33751) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   672) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 31593) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 32672) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29434) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 30514) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   664) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 28355) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   664) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 26197) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27276) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   664) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24038) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 25118) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   664) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 22959) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   656) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 20801) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 21880) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18642) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19722) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   656) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 16484) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 17563) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   656) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   656) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 15405) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 13246) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 14326) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 11088) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 12167) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10009) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  7850) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8930) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   648) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   640) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  5692) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6771) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4613) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  2454) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3534) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   640) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   296) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  1375) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   640) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   640) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64753) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62594) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 63674) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60436) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 61515) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   632) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 59357) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   632) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57198) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58278) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   632) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   624) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 55040) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 56119) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 53961) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 51802) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 52882) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   624) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 49644) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 50723) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   624) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   624) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 47485) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 48565) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 46406) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   616) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 44248) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45327) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   616) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 42089) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 43169) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   616) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41010) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   616) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38852) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39931) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 36693) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37773) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   608) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35614) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   608) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 33456) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34535) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   608) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   608) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31297) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32377) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   600) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30218) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   600) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28060) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 29139) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   600) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25901) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 26981) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   600) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   600) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24822) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   600) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 22664) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 23743) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20505) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 21585) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   592) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 19426) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   592) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 17268) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18347) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   592) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   592) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15109) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 16189) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   584) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12951) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 14030) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 11872) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  9713) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10793) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   584) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   584) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7555) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8634) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   584) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  6476) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] ACT @ (4,  4317) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5397) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   576) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  2159) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  3238) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  1080) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 64457) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     1) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   576) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62299) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 63378) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 61220) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59061) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60141) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   568) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   568) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 56903) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57982) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   568) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 55824) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 53665) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54745) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   560) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51507) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52586) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 50428) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 48269) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 49349) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   560) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   552) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46111) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 47190) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43952) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 45032) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   552) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 42873) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   552) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40715) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 41794) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   552) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38556) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 39636) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   544) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 37477) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   544) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35319) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36398) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33160) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 34240) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   544) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   544) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 32081) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   536) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 29923) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31002) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   536) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27764) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28844) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   536) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 26685) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   536) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 24527) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25606) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   536) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 22368) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23448) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 21289) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   528) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19131) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20210) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   528) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16972) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 18052) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   528) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   528) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15893) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 13735) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 14814) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11576) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12656) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   520) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9418) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10497) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8339) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   520) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6180) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  7260) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4022) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  5101) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   512) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  2943) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   512) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,   784) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1864) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   512) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   512) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64162) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 65241) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 63083) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 60924) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62004) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   504) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58766) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59845) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 57687) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   504) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55528) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56608) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   496) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 53370) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54449) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 52291) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 50132) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51212) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   496) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   496) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47974) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 49053) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46895) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 44736) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 45816) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   488) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42578) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43657) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   488) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40419) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 41499) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   488) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   480) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39340) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   480) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37182) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 38261) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35023) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 36103) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   480) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   480) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33944) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   480) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 31786) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32865) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   480) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29627) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 30707) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 28548) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   472) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 26390) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27469) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   472) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24231) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 25311) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   472) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   464) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 23152) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   464) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 20994) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22073) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 18835) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19915) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   464) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17756) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   464) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 15598) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16677) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   464) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13439) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 14519) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   456) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 12360) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   456) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10202) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 11281) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   456) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8043) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9123) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   456) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   448) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5885) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6964) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4806) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  2647) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  3727) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   448) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   489) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  1568) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   448) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   448) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64946) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62787) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 63867) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   440) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60629) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 61708) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 59550) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 57391) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58471) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   440) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   440) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 55233) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 56312) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54154) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 51995) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53075) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   432) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 49837) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 50916) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   432) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   432) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48758) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 46599) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47679) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   424) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44441) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45520) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 43362) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41203) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 42283) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   424) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   424) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 39045) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40124) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36886) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37966) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   416) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35807) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   416) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 33649) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 34728) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   416) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   416) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31490) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32570) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   408) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30411) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   408) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28253) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29332) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 26094) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 27174) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   408) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   408) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 25015) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   408) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 22857) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 23936) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   400) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20698) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21778) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   400) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 19619) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   400) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 17461) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18540) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   400) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   400) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 15302) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 16382) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 14223) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   392) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12065) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13144) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   392) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  9906) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10986) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   392) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8827) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   392) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  6669) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps] ACT @ (4,  7748) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5590) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4510) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   384) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0,  2352) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  3431) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1273) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 64650) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,   194) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   384) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62492) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 63571) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 61413) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   376) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59254) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60334) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   376) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   376) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 57096) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 58175) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   376) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 56017) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 53858) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54938) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51700) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52779) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 50621) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 48462) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 49542) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   368) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   360) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 46304) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 47383) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 45225) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43066) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44146) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   360) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   360) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40908) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41987) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   360) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 39829) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 37670) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 38750) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   352) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35512) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36591) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   352) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33353) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 34433) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   352) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   352) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32274) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   344) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 30116) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 31195) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27957) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 29037) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   344) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 26878) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   344) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 24720) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25799) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   344) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   344) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22561) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 23641) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 21482) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   336) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 19324) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20403) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   336) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17165) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 18245) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   336) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   336) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16086) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   328) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 13928) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15007) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 11769) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12849) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   328) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10690) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   328) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8532) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  9611) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   328) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   328) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6373) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7453) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   320) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  5294) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   320) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3136) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  4215) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   320) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,   977) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  2057) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   320) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   320) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64355) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 65434) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 63276) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 61117) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 62197) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   312) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58959) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 60038) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   312) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 57880) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   312) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55721) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56801) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   304) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53563) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 54642) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 52484) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 50325) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51405) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   304) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   304) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48167) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 49246) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   304) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47088) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 44929) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46009) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   296) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 42771) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43850) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   296) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 41692) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   296) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39533) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40613) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   288) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37375) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38454) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 36296) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34137) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 35217) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   288) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 31979) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33058) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   288) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29820) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 30900) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   280) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 28741) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   280) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 26583) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 27662) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   280) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24424) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 25504) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   280) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   272) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 23345) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   272) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21187) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22266) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 19028) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 20108) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   272) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 17949) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   272) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 15791) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16870) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   272) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13632) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 14712) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   264) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 12553) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   264) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10395) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11474) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  8236) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9316) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   264) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   264) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  7157) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   256) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4999) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6078) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  2840) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3920) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   256) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  1761) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   256) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 65139) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,   682) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   256) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62980) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64060) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   248) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60822) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 61901) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 59743) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57584) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 58664) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   248) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   248) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 55426) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 56505) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54347) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   240) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52188) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53268) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   240) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 50030) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 51109) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   240) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   240) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 48951) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 46792) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47872) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44634) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45713) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 43555) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41396) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42476) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   232) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   232) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 39238) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40317) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38159) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36000) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37080) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   224) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 33842) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34921) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   224) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   224) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32763) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30604) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 31684) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   216) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28446) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29525) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   216) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 26287) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 27367) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   216) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25208) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   216) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23050) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 24129) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20891) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21971) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   208) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 19812) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   208) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 17654) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18733) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   208) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15495) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 16575) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   208) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 14416) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   200) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 12258) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13337) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   200) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10099) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 11179) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   200) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  9020) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   200) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  6862) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  7941) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   192) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps] ACT @ (4,  4703) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  5783) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  3624) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   192) -> 
[ 4500 ps] ACT @ (0,  1466) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  2545) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   192) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 64843) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   387) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   192) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   184) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 63764) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   184) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 61606) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62685) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59447) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 60527) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   184) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 57289) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 58368) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   184) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56210) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54051) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 55131) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   176) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51893) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 52972) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 50814) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 48655) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 49735) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   176) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46497) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 47576) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 45418) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43259) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44339) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   168) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 41101) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 42180) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   168) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   168) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40022) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 37863) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38943) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   160) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35705) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36784) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 34626) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32467) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 33547) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   160) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 30309) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31388) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 29230) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   152) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27071) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28151) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   152) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 24913) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 25992) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   152) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   152) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22754) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23834) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   144) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 21675) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   144) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19517) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20596) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17358) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 18438) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   144) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   144) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 16279) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   136) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 14121) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15200) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   136) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11962) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 13042) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   136) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10883) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   136) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8725) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  9804) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   136) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   136) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  6566) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7646) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  5487) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   128) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3329) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4408) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   128) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  1170) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  2250) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   128) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,    91) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   128) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 63469) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 64548) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 61310) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62390) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   120) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 60231) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   120) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58073) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59152) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   120) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   120) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55914) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 56994) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53756) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54835) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 52677) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,   112) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 50518) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51598) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   112) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   112) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48360) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 49439) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   112) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 47281) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 45122) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46202) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   104) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42964) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 44043) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 41885) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,   104) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39726) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40806) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    96) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 37568) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38647) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 36489) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34330) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35410) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    96) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    96) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32172) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33251) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    96) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 31093) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 28934) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 30014) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 26776) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27855) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    88) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 25697) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    88) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 23538) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 24618) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    88) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    80) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21380) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 22459) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 19221) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 20301) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    80) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    80) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18142) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    80) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 15984) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17063) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    80) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13825) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 14905) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 12746) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    72) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 10588) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11667) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    72) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8429) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9509) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    72) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    72) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  7350) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    64) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5192) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6271) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  3033) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4113) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    64) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  1954) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    64) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 65332) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,   875) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    64) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 63173) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64253) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    56) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62094) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    56) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 59936) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 61015) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    56) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57777) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58857) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    56) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    56) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 56698) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    48) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54540) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55619) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52381) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 53461) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    48) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 50223) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 51302) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    48) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    48) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 49144) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 46985) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48065) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    40) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44827) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 45906) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 43748) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 41589) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42669) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    40) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    40) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 39431) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40510) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38352) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36193) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37273) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    32) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 34035) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35114) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    32) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32956) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    32) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30797) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 31877) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    24) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28639) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29718) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 27560) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25401) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 26481) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    24) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    24) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23243) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24322) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 22164) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20005) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21085) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    16) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 17847) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 18926) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,    16) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15688) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 16768) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,    16) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     8) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 14609) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (4,     8) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12451) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13530) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10292) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 11372) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     8) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     8) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  9213) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     8) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  7055) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8134) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     0) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4896) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5976) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  3817) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     0) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  2738) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (4,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  1659) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   580) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (0,     0) -> [ 4500 ps] ACT @ (7, 65036) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1016) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62879) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 63957) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1016) -> [ 4500 ps] ACT @ (4, 61799) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 62878) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,  1016) -> [ 4500 ps] ACT @ (3, 61799) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 60720) -> [ 1500 ps]  WR @ (3,  1016) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 59641) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 60720) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1016) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 59640) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58562) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1016) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 58561) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 57483) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1016) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 56403) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 57482) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1016) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 56403) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 55324) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1008) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54245) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 55324) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1008) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 54244) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 53166) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1008) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 53165) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 52087) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1008) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 51007) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 52086) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1008) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 51007) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 49928) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1008) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 48849) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 49928) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1008) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 48848) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47770) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1000) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 46690) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 47769) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1000) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 46690) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45611) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1000) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 45611) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 44532) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1000) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 43453) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 44532) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,  1000) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 43452) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42374) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,  1000) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41294) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 42373) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,  1000) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 41294) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40215) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,  1000) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 40215) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39136) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   992) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38057) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 39136) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 38056) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 36978) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   992) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35898) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 36977) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 35898) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34819) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   992) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 34819) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33740) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   992) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32661) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 33740) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   992) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 32660) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 31582) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   984) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30502) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 31581) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   984) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 30502) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29423) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   984) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 29423) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 28344) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   984) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 27265) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 28344) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   984) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 27264) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 26186) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   984) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25106) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 26185) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   984) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 25106) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 24027) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   984) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 24027) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22948) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   976) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 21869) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 22948) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   976) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 21868) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 20790) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   976) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 19710) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 20789) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   976) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 19710) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18631) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   976) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 18631) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17552) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   976) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 16473) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 17552) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   976) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 16472) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 15394) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   976) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 14314) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 15393) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   968) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 14314) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13235) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   968) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12156) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 13235) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   968) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 12155) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 11077) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   968) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 11076) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9998) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   968) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8918) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  9997) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   968) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  8918) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  7839) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   968) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  6760) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  7839) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   960) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  6759) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5681) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   960) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  5680) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4602) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   960) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  3522) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  4601) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   960) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  3522) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  2443) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   960) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1364) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  2443) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   960) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  1363) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   285) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   960) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7,   284) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   960) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 63662) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 64741) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   952) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   952) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 61503) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 62583) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   952) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   952) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 60424) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   952) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 58266) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 59345) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   952) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   952) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 56107) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 57187) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   944) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   944) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 55028) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   944) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 52870) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 53949) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   944) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   944) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 50711) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 51791) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   944) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   944) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 49632) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   944) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 47474) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 48553) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   936) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 45315) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 46395) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   936) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 43157) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 44236) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   936) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   936) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 42078) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   936) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 39919) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 40999) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   936) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   928) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 37761) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 38840) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   928) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 36682) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   928) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 34523) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 35603) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   928) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   928) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 32365) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 33444) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   928) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   920) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 31286) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   920) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 29127) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 30207) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   920) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   920) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 26969) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 28048) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   920) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   920) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 25890) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   920) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 23731) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 24811) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   920) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   912) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 21573) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 22652) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   912) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 20494) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   912) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 18335) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 19415) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   912) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   912) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 16177) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 17256) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   912) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   904) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 15098) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   904) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 12939) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 14019) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   904) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 10781) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 11860) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   904) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   904) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  8622) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  9702) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   904) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   904) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  7543) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   896) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  5385) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7,  6464) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   896) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  3226) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  4306) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   896) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   896) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  2147) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   896) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 65525) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  1068) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   896) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   888) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 63366) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 64446) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   888) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 62287) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   888) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 60129) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 61208) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   888) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   888) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 57970) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 59050) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   888) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   888) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 56891) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   880) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 54733) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 55812) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   880) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   880) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 52574) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 53654) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   880) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 51495) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   880) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 49337) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 50416) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   880) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   880) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 47178) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 48258) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   872) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 46099) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   872) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 43941) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 45020) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   872) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 41782) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 42862) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   872) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   872) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 39624) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 40703) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   864) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   864) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 38545) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   864) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 36386) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 37466) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   864) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 34228) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 35307) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   864) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   864) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 33149) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   864) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 30990) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 32070) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   856) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 28832) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 29911) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   856) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 27753) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   856) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 25594) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 26674) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   856) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   856) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 23436) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 24515) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   848) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   848) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 22357) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   848) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 21278) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   848) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 20198) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   848) -> [ 4500 ps] ACT @ (3, 18040) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 19119) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   848) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   848) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 16961) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   848) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 14802) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 15882) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   840) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 12644) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 13723) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   840) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   840) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 11565) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   840) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  9406) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 10486) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   840) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  7248) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  8327) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   840) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   832) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  5089) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  6169) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   832) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   832) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  4010) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   832) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  1852) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7,  2931) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   832) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 65229) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,   773) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   832) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   824) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 64150) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   824) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 61992) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 63071) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   824) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   824) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 59833) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 60913) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   824) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 58754) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   824) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 56596) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 57675) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   824) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   816) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 54437) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 55517) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   816) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   816) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 53358) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   816) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 51200) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 52279) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   816) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   816) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 49041) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 50121) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   816) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 47962) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   808) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 45804) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 46883) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   808) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 43645) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 44725) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   808) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 42566) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   808) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 40408) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 41487) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   808) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   800) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 38249) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 39329) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   800) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 36091) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 37170) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   800) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   800) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 35012) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   800) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 32853) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 33933) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   800) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   800) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 30695) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 31774) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   792) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 29616) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   792) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 27457) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 28537) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   792) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 25299) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 26378) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   792) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   792) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 24220) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   784) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 22061) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 23141) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   784) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 19903) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 20982) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   784) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 18824) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   784) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 16665) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 17745) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   784) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (7,   784) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 14507) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 15586) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 13428) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   776) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 11269) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 12349) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   776) -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   776) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  9111) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 10190) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (7,   776) -> [ 4500 ps] NOP -> 
[ 1500 ps]  WR @ (3,   776) -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  8032) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   768) -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  5873) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3,  6953) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps]  WR @ (3,   768) -> [ 4500 ps] ACT @ (5,  2852) -> [ 1500 ps]  WR @ (7,   768) -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  2852) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (1,  1773) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   960) -> [ 1500 ps] ACT @ (0,  1773) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 65150) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   694) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   960) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 64071) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 61913) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62992) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   952) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60834) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59754) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   952) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   952) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 58675) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   952) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56517) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57596) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   952) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 55438) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54358) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   944) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   944) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 53279) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   944) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51121) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52200) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   944) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 50042) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 48962) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 47883) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 45725) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 46804) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   936) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 44646) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43566) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 42487) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40329) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41408) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 39250) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 38170) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 37091) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 34933) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36012) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   928) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 33854) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32774) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   928) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   928) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0, 30616) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31695) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 29537) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   920) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27378) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28458) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 26299) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 25220) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 24141) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   912) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 21982) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23062) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   912) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20903) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19824) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 18745) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16586) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 17666) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   912) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 15507) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 14428) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 13349) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11190) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12270) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10111) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  9032) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7953) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  5794) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  6874) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4715) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3636) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  2557) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,   398) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1478) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   896) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 64855) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 63776) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   888) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   888) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] ACT @ (4, 61617) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62697) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   888) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 60538) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   888) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58380) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59459) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   888) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 57301) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 56221) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55142) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 52984) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 54063) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   880) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 51905) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 50825) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 49746) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47588) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 48667) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46509) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 45429) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 44350) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 42192) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43271) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   872) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 41113) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40033) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   872) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   864) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38954) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   864) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 36796) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 37875) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   864) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35717) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34637) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   864) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   864) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33558) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   864) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 31400) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32479) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   856) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 30321) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29241) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0, 27083) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 28162) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   856) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 26004) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 23845) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 24925) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   848) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 22766) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21687) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 20608) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18449) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19529) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17370) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 16291) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 15212) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 13053) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 14133) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11974) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10895) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9816) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  7657) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8737) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   840) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6578) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5499) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   832) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   832) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4420) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   832) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  2261) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3341) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   832) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  1182) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   103) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64560) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62401) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 63481) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   824) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 61322) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60243) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (4, 58084) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 59164) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 57005) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54847) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55926) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53768) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 52688) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 51609) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 49451) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 50530) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   816) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps]  RD @ (0,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48372) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 47292) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 46213) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   808) -> [ 1500 ps] ACT @ (0, 44055) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45134) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   808) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42976) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41896) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   808) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   808) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40817) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   800) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38659) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39738) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37580) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36500) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35421) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 33263) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34342) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   800) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32184) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31104) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30025) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 27867) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 28946) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   792) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 26788) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25708) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0, 23550) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24629) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 22471) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20312) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21392) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 19233) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 18154) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 17075) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 14916) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 15996) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13837) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12758) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 11679) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  9520) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10600) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   776) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8441) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7362) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   776) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   768) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  6283) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   768) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4124) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5204) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   768) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  3045) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1966) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   887) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 64264) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 65344) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   760) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 63185) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62106) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 61027) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 58868) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 59948) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57789) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 56710) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   760) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (4, 54551) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 55631) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   752) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 53472) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 51314) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52393) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   752) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   752) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 50235) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 49155) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   752) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   752) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 48076) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   744) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 45918) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 46997) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   744) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44839) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43759) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   744) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   744) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 42680) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   744) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40522) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41601) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   744) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   736) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 39443) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38363) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 37284) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35126) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 36205) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   736) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 34047) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32967) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   736) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 31888) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 29730) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30809) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28651) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 27571) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 26492) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   728) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 24334) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25413) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   728) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23255) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22175) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   720) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0, 20017) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 21096) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   720) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 18938) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16779) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 17859) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   720) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   720) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15700) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 14621) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   712) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   712) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 13542) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   712) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11383) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12463) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   712) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10304) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9225) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   712) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8146) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  5987) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  7067) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   704) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  4908) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3829) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  2750) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,   591) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1671) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   704) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 65048) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 63969) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62890) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 60731) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 61811) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   696) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59652) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58573) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 57494) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   696) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55335) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56415) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   688) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54256) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53177) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   688) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   688) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] ACT @ (4, 51018) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 52098) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   688) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   688) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 49939) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   688) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47781) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 48860) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   680) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46702) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45622) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 44543) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42385) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 43464) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   680) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 41306) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40226) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   680) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 39147) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 36989) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38068) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35910) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 34830) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33751) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   672) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 31593) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32672) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   664) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 30514) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29434) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   664) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   664) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 28355) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   664) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 26197) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27276) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   664) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   664) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 25118) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24038) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   664) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   656) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22959) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   656) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 20801) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 21880) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   656) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19722) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18642) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0, 16484) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 17563) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   656) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   656) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 15405) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13246) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 14326) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   648) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 12167) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 11088) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 10009) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  7850) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8930) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   648) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6771) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  5692) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4613) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  2454) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3534) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   640) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   640) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  1375) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   296) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   640) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   640) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64753) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   632) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62594) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 63674) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   632) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 61515) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60436) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   632) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   632) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 59357) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   632) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57198) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58278) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   632) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   624) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 56119) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 55040) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53961) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 51802) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 52882) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   624) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 50723) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 49644) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   624) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (4, 47485) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48565) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 46406) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44248) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45327) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 43169) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 42089) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41010) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   616) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 38852) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39931) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   608) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37773) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36693) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   608) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   608) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35614) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   608) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 33456) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34535) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   608) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   608) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32377) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31297) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   600) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   600) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30218) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   600) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28060) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29139) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   600) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 26981) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25901) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24822) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   600) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 22664) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 23743) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   592) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 21585) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20505) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 19426) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 17268) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18347) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   592) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 16189) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 15109) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0, 12951) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 14030) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   584) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 11872) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  9713) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10793) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   584) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   584) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8634) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7555) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   584) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   576) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  6476) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   576) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4317) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5397) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   576) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  3238) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  2159) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   576) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   576) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1080) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   576) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 64457) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,     1) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   576) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   568) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 63378) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62299) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 61220) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59061) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 60141) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   568) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 57982) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56903) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   568) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 55824) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 53665) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54745) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps]  RD @ (0,   560) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52586) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 51507) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 50428) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> [ 1500 ps] ACT @ (4, 48269) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 49349) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   560) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   552) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 47190) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46111) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (4, 43952) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 45032) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 42873) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40715) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41794) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   552) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 39636) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 38556) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 37477) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 35319) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36398) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   544) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   544) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 34240) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33160) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   544) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   544) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32081) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   536) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 29923) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31002) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   536) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28844) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27764) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   536) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   536) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 26685) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   536) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 24527) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25606) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   536) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   528) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23448) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22368) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 21289) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19131) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 20210) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   528) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 18052) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16972) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   528) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 15893) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 13735) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 14814) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12656) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 11576) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0,  9418) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10497) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   520) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8339) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   520) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  6180) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7260) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   512) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  5101) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4022) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   512) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   512) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  2943) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   512) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,   784) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1864) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   512) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   512) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 65241) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64162) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   504) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   504) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 63083) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   504) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 60924) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62004) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   504) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59845) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58766) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 57687) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   504) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55528) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 56608) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   496) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 54449) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53370) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 52291) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 50132) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51212) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   496) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 49053) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 47974) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46895) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 44736) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 45816) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   488) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   488) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43657) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42578) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   488) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   488) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (4, 40419) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 41499) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   488) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39340) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   480) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37182) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38261) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   480) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 36103) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35023) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   480) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   480) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33944) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   480) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 31786) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32865) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   480) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   472) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 30707) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29627) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 28548) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 26390) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 27469) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   472) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 25311) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24231) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   472) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 23152) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 20994) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22073) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19915) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 18835) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17756) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   464) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 15598) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16677) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   464) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 14519) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13439) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   456) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   456) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 12360) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   456) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10202) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11281) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   456) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   456) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9123) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8043) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   456) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   448) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] ACT @ (0,  5885) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6964) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   448) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4806) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   448) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  2647) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3727) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   448) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  1568) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   489) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   448) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64946) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62787) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 63867) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   440) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 61708) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60629) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 59550) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57391) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58471) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   440) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 56312) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 55233) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54154) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 51995) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53075) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   432) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   432) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 50916) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 49837) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   432) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   432) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48758) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   424) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 46599) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47679) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   424) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45520) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44441) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   424) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   424) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 43362) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   424) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41203) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42283) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   424) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   424) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40124) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 39045) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (4, 36886) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 37966) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   416) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35807) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 33649) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 34728) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   416) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   416) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 32570) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31490) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 30411) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28253) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29332) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 27174) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 26094) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25015) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   408) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 22857) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 23936) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   400) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21778) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20698) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   400) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   400) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 19619) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   400) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 17461) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18540) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   400) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   400) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 16382) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15302) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   392) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   392) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 14223) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   392) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12065) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13144) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   392) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10986) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  9906) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8827) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   392) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  6669) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  7748) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   384) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  5590) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4510) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0,  2352) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  3431) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  1273) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 64650) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   194) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   384) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 63571) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 62492) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 61413) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 59254) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60334) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   376) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   376) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 58175) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 57096) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   376) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   368) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56017) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   368) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 53858) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54938) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   368) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52779) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51700) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   368) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   368) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 50621) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   368) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 48462) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 49542) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   368) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   360) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 47383) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46304) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 45225) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43066) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 44146) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   360) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 41987) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40908) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   360) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 39829) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 37670) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38750) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36591) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 35512) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (4, 33353) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 34433) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   352) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   352) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32274) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 30116) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31195) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   344) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 29037) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27957) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   344) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   344) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 26878) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   344) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 24720) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25799) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   344) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   344) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23641) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22561) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   336) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   336) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 21482) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   336) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19324) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20403) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   336) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 18245) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17165) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   336) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16086) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 13928) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 15007) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   328) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 12849) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11769) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 10690) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8532) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  9611) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   328) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7453) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  6373) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  5294) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  3136) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4215) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   320) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   320) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  2057) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,   977) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   320) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   320) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0, 64355) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 65434) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   312) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 63276) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   312) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 61117) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 62197) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   312) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 60038) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58959) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   312) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   312) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 57880) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   312) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56801) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55721) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   304) -> 
[ 1500 ps] ACT @ (0, 53563) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54642) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   304) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 52484) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   304) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 50325) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51405) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   304) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   304) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 49246) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48167) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   304) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   296) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47088) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   296) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 44929) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46009) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   296) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 43850) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42771) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 41692) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   296) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39533) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 40613) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   288) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 38454) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37375) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 36296) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34137) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35217) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33058) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 31979) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   288) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (4, 29820) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 30900) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   280) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 28741) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 26583) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27662) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   280) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   280) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 25504) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24424) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   280) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   272) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 23345) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   272) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21187) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22266) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   272) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 20108) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 19028) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   272) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   272) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17949) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   272) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 15791) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16870) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   272) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   264) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 14712) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13632) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 12553) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10395) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 11474) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   264) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  9316) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8236) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   264) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  7157) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  4999) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6078) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3920) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  2840) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  1761) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   256) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 65139) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,   682) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   256) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64060) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62980) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   248) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   248) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0, 60822) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 61901) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   248) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 59743) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   248) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 57584) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58664) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   248) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   248) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 56505) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 55426) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   240) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   240) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54347) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   240) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 52188) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53268) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   240) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 51109) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 50030) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   240) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48951) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 46792) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 47872) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   232) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 45713) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44634) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 43555) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41396) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42476) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   232) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40317) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 39238) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38159) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 36000) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37080) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   224) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   224) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34921) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 33842) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   224) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   224) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32763) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   216) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30604) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 31684) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   216) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29525) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28446) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   216) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   216) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] ACT @ (4, 26287) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 27367) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   216) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   216) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25208) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   216) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23050) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24129) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   208) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21971) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20891) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 19812) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 17654) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 18733) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   208) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 16575) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15495) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   208) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 14416) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12258) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13337) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 11179) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 10099) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  9020) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   200) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  6862) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  7941) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   192) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5783) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4703) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   192) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   192) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  3624) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   192) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1466) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  2545) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   192) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   192) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   387) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 64843) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   192) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   184) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 63764) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   184) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 61606) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62685) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   184) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 60527) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59447) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0, 57289) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 58368) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   184) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   176) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56210) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54051) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 55131) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   176) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 52972) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51893) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 50814) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 48655) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 49735) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   176) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 47576) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 46497) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 45418) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 43259) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44339) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   168) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   168) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 42180) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 41101) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   168) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   168) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40022) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   160) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 37863) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38943) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36784) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 35705) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 34626) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   160) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 32467) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 33547) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   160) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   152) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 31388) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 30309) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 29230) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27071) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 28151) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   152) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 25992) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 24913) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   152) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (4, 22754) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 23834) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 21675) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 19517) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 20596) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 18438) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 17358) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   144) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 16279) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 14121) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 15200) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   136) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 13042) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11962) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   136) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   136) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10883) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   136) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  8725) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  9804) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   136) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   136) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7646) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  6566) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   128) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   128) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  5487) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   128) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  3329) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4408) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   128) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  2250) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  1170) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,    91) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,   128) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 63469) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 64548) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   120) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 62390) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 61310) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 60231) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58073) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 59152) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,   120) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 56994) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 55914) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0, 53756) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 54835) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   112) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 52677) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 50518) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 51598) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   112) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   112) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 49439) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48360) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   112) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47281) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45122) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 46202) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   104) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 44043) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42964) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,   104) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 41885) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,   104) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39726) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 40806) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    96) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 38647) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37568) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 36489) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34330) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 35410) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    96) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 33251) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32172) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    96) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 31093) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 28934) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 30014) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 27855) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 26776) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 25697) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 23538) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 24618) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    88) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 22459) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21380) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    80) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    80) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (4, 19221) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 20301) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    80) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    80) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18142) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    80) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 15984) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17063) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    80) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 14905) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13825) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    72) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    72) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 12746) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    72) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 10588) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 11667) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    72) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9509) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8429) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    72) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  7350) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5192) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  6271) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    64) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  4113) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  3033) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  1954) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 65332) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,   875) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    64) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 64253) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 63173) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 62094) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    56) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 61015) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    56) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 59936) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    56) -> [ 1500 ps] ACT @ (4, 57777) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58857) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    56) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 56698) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54540) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55619) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53461) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 52381) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (0, 50223) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 51302) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    48) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    48) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 49144) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 46985) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 48065) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45906) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 44827) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    40) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 43748) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41589) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42669) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    40) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    40) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 40510) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 39431) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    32) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    32) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38352) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    32) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 36193) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 37273) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    32) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35114) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 34035) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32956) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,    32) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 30797) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 31877) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    24) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 29718) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 28639) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 27560) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25401) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 26481) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,    24) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24322) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 23243) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 22164) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 20005) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 21085) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    16) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    16) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18926) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 17847) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,    16) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    16) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (4, 15688) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 16768) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,    16) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 14609) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,     8) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 12451) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 13530) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,     8) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     8) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 11372) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 10292) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     8) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,     8) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  9213) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,     8) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  7055) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8134) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5976) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  4896) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  3817) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (4,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1659) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  2738) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (4,     0) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (0,     0) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   580) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (0,     0) -> [ 1500 ps] ACT @ (7, 65036) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 62879) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 63957) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1016) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 61799) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 62878) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1016) -> 
[ 1500 ps] ACT @ (3, 61799) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1016) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 59641) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 60720) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1016) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 59640) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 58562) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1016) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (7, 58561) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 57483) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1016) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 56403) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 57482) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1016) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 56403) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 55324) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1008) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 54245) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 55324) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 54244) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 53166) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] ACT @ (7, 53165) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 52087) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 51007) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 52086) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 51007) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 49928) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1008) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 48849) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 49928) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1008) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 48848) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 47770) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1000) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 46690) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 47769) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1000) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 46690) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 45611) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1000) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (3, 45611) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 44532) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 43453) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 44532) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 43452) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 42374) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 41294) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 42373) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 41294) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 40215) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,  1000) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (3, 40215) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 39136) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   992) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 38057) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 39136) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   992) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 38056) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 36978) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   992) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 35898) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 36977) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 35898) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 34819) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] ACT @ (3, 34819) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 33740) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 32661) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 33740) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   992) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 32660) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 31582) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 30502) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 31581) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   984) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 30502) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 29423) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   984) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (3, 29423) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 28344) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   984) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 27265) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 28344) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 27264) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 26186) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 25106) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 26185) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 25106) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 24027) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   984) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (3, 24027) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 22948) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 21869) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 22948) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   976) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 21868) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 20790) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   976) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 19710) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 20789) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   976) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 19710) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 18631) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   976) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] ACT @ (3, 18631) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 17552) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 16473) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 17552) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 16472) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 15394) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   976) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4, 14314) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 15393) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 14314) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4, 13235) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0, 12156) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 13235) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   968) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 12155) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0, 11077) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   968) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (7, 11076) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  9998) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   968) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  8918) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  9997) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  8918) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  7839) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   968) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  6760) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3,  7839) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7,  6759) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  5681) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] ACT @ (7,  5680) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (0,  4602) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   960) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (4) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (4,  3522) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  4601) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   960) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (4) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  3522) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (4,  2443) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   960) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,  1364) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  2443) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   960) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  1363) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (0,   285) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   960) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,   284) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   960) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 63662) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 64741) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   952) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 62583) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 61503) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 60424) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 58266) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 59345) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   952) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   952) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 57187) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 56107) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 55028) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 52870) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 53949) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 51791) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 50711) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 49632) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   944) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 47474) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 48553) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   936) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 46395) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 45315) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   936) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   936) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] ACT @ (3, 43157) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 44236) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   936) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   936) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 42078) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   936) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 39919) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 40999) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   936) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 38840) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 37761) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   928) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   928) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 36682) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   928) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 34523) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 35603) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   928) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 33444) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 32365) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   928) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 31286) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 29127) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 30207) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   920) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 28048) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 26969) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 25890) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 23731) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 24811) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   920) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 22652) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 21573) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 20494) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 18335) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 19415) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   912) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   912) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 17256) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 16177) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   912) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   904) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 15098) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   904) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 12939) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 14019) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   904) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 11860) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 10781) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   904) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   904) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] ACT @ (7,  8622) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  9702) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   904) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   904) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  7543) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   896) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  5385) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  6464) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   896) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  4306) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  3226) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  2147) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 65525) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7,  1068) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   896) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   888) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 64446) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 63366) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 62287) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 60129) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 61208) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 59050) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 57970) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   888) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 56891) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 54733) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 55812) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   880) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 53654) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 52574) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   880) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   880) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 51495) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   880) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 49337) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 50416) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   880) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   880) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 48258) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 47178) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   872) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   872) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 46099) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   872) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 43941) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 45020) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   872) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 42862) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 41782) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   872) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] ACT @ (3, 39624) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 40703) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   864) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 38545) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 36386) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 37466) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   864) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 35307) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 34228) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 33149) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   864) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 30990) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 32070) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 29911) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 28832) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   856) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 27753) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   856) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 26674) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   856) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (0) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] REF -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 25594) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   856) -> [ 1500 ps] ACT @ (3, 23436) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 24515) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 22357) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 20198) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 21278) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 19119) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 18040) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 16961) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   848) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 14802) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 15882) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 13723) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 12644) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 11565) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   840) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  9406) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 10486) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   840) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   840) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  8327) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  7248) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   840) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   832) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] ACT @ (7,  5089) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  6169) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   832) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  4010) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   832) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  1852) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  2931) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   832) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,   773) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 65229) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   832) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 64150) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 61992) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 63071) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   824) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 60913) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 59833) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 58754) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 56596) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 57675) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   824) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 55517) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 54437) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 53358) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 51200) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 52279) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   816) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   816) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 50121) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 49041) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   816) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   808) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 47962) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   808) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 45804) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 46883) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 44725) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 43645) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 42566) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   808) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 40408) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 41487) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   808) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   800) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 39329) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 38249) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] ACT @ (3, 36091) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 37170) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 35012) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 32853) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 33933) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   800) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   800) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 31774) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 30695) -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 29616) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 27457) -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 28537) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 26378) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3, 25299) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   792) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 24220) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (7, 22061) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 23141) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   784) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 20982) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 19903) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   784) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   784) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 18824) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   784) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 16665) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 17745) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   784) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   784) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 15586) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 14507) -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   776) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   776) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 13428) -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   776) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 11269) -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3, 12349) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   776) -> [ 1500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7, 10190) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  9111) -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (7,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   776) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (3) -> 
[ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (3,  8032) -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
--------------------------------
DONE TEST 2: RANDOM
Number of Operations: 2304
Time Started: 162744 ns
Time Done: 256344 ns
Average Rate: 40 ns/request
--------------------------------


[ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 3000 ps]  RD @ (3,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 1500 ps] PRE @ (7) -> [ 3000 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] ACT @ (7,  5873) -> [ 1500 ps] NOP -> 
[ 1500 ps] PRE @ (3) -> [ 3000 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] ACT @ (3,  6953) -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 3000 ps]  RD @ (3,   768) -> [ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 3000 ps]  RD @ (7,   768) -> 
[ 1500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> FAILED: Address = 18962385, expected data = 8fb2fe1f8fb1f01f8fb0e21f8fafd41f8faec61f8fadb81f8facaa1f8fab9c1f8faa8e1f8fa9801f8fa8741f8fa7661f8fa6581f8fa54a1f8fa43c1f8fa32e1f, read data = 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000123456789 @ 256446000.0 ps
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 
[ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> [ 1500 ps] NOP -> 
[ 4500 ps] NOP -> [ 1500 ps] NOP -> [ 4500 ps] NOP -> 

------- SUMMARY -------
Number of Writes = 4608
Number of Reads = 4608
Number of Success = 4604
Number of Fails = 4
Number of Injected Errors = 4



TEST CALIBRATION
[-]: write_test_address_counter = 500
[-]: read_test_address_counter = 200
[-]: correct_read_data = 349
[-]: wrong_read_data = 0
$stop called at time : 258578 ns : File "/home/ajacobo/Desktop/UberDDR3/testbench/ddr3_dimm_micron_sim.sv" Line 748
run: Time (s): cpu = 00:00:25 ; elapsed = 00:36:51 . Memory (MB): peak = 2856.785 ; gain = 8.004 ; free physical = 1711 ; free virtual = 10759
## quit
INFO: xsimkernel Simulation Memory Usage: 236636 KB (Peak: 294432 KB), Simulation CPU Usage: 2206520 ms
INFO: [Common 17-206] Exiting xsim at Wed Jan 29 18:44:25 2025...
