Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Thu Apr 23 19:14:14 2020
| Host              : ANURAGCHOUDAFBF running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_101_wrapper_timing_summary_routed.rpt -pb design_101_wrapper_timing_summary_routed.pb -rpx design_101_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_101_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.071        0.000                      0                40011        0.011        0.000                      0                40011        1.958        0.000                       0                 17932  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_pl_0                             {0.000 5.000}        10.000          100.000         
design_101_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_101_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk_out2_design_101_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_design_101_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                   3.847        0.000                      0                14217        0.015        0.000                      0                14217        3.500        0.000                       0                  4836  
design_101_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_101_clk_wiz_0_0          3.568        0.000                      0                21735        0.011        0.000                      0                21735        4.458        0.000                       0                 12818  
  clk_out2_design_101_clk_wiz_0_0          0.328        0.000                      0                  992        0.164        0.000                      0                  992        1.958        0.000                       0                   274  
  clkfbout_design_101_clk_wiz_0_0                                                                                                                                                      8.710        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_101_clk_wiz_0_0  clk_pl_0                               4.893        0.000                      0                   32        0.290        0.000                      0                   32  
clk_out2_design_101_clk_wiz_0_0  clk_pl_0                               1.452        0.000                      0                   32        0.387        0.000                      0                   32  
clk_pl_0                         clk_out1_design_101_clk_wiz_0_0        3.861        0.000                      0                10293        0.216        0.000                      0                10293  
clk_out2_design_101_clk_wiz_0_0  clk_out1_design_101_clk_wiz_0_0        1.649        0.000                      0                  512        0.044        0.000                      0                  512  
clk_pl_0                         clk_out2_design_101_clk_wiz_0_0        1.355        0.000                      0                  864        0.464        0.000                      0                  864  
clk_out1_design_101_clk_wiz_0_0  clk_out2_design_101_clk_wiz_0_0        0.071        0.000                      0                  736        0.041        0.000                      0                  736  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_101_clk_wiz_0_0  clk_out1_design_101_clk_wiz_0_0        9.234        0.000                      0                   12        0.276        0.000                      0                   12  
**async_default**                clk_pl_0                         clk_out1_design_101_clk_wiz_0_0        7.276        0.000                      0                  877        0.518        0.000                      0                  877  
**async_default**                clk_pl_0                         clk_out2_design_101_clk_wiz_0_0        2.353        0.000                      0                  256        1.330        0.000                      0                  256  
**async_default**                clk_pl_0                         clk_pl_0                               8.768        0.000                      0                   96        0.205        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[30]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.522ns (10.330%)  route 4.531ns (89.669%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 11.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.680ns (routing 0.654ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.589ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.680     1.888    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X51Y100        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.968 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.184     2.152    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[14]
    SLICE_X51Y100        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.300 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_4/O
                         net (fo=6, routed)           0.147     2.447    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[0]_0
    SLICE_X51Y100        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.593 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.295     4.888    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127]
    SLICE_X33Y240        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.036 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[30]_INST_0/O
                         net (fo=1, routed)           1.905     6.941    design_101_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[30]
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.451    11.619    design_101_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.158    11.777    
                         clock uncertainty           -0.130    11.648    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[30])
                                                     -0.860    10.788    design_101_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.788    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg71_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 0.481ns (8.132%)  route 5.434ns (91.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 11.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.654ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.589ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.691     1.899    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X51Y83         FDSE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.979 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.183     2.162    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X51Y83         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     2.251 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.206     2.457    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X51Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.546 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.094     2.640    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X50Y83         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     2.763 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.521     3.284    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X49Y102        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     3.384 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[11]_INST_0/O
                         net (fo=110, routed)         4.430     7.814    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X63Y180        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg71_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.525    11.693    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y180        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg71_reg[11]/C
                         clock pessimism              0.105    11.798    
                         clock uncertainty           -0.130    11.668    
    SLICE_X63Y180        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.693    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg71_reg[11]
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[42]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.632ns (12.804%)  route 4.304ns (87.196%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 11.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.654ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.589ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.665     1.873    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X51Y102        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.952 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.160     2.112    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[19]
    SLICE_X51Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.222 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_8/O
                         net (fo=1, routed)           0.202     2.424    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_0
    SLICE_X51Y100        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.573 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=1, routed)           0.153     2.726    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X51Y101        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.872 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         1.940     4.812    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X22Y240        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     4.960 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[42]_INST_0/O
                         net (fo=1, routed)           1.849     6.809    design_101_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[42]
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.451    11.619    design_101_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.159    11.778    
                         clock uncertainty           -0.130    11.648    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[42])
                                                     -0.896    10.752    design_101_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg77_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.481ns (8.297%)  route 5.316ns (91.703%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.654ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.589ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.691     1.899    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X51Y83         FDSE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.979 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.183     2.162    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X51Y83         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     2.251 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.206     2.457    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X51Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.546 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.094     2.640    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X50Y83         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     2.763 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.521     3.284    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X49Y102        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     3.384 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[11]_INST_0/O
                         net (fo=110, routed)         4.312     7.696    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X63Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg77_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.480    11.648    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg77_reg[11]/C
                         clock pessimism              0.109    11.757    
                         clock uncertainty           -0.130    11.627    
    SLICE_X63Y179        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.652    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg77_reg[11]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[72]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.534ns (10.674%)  route 4.469ns (89.326%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 11.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.654ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.589ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.665     1.873    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X51Y102        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.952 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.160     2.112    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[19]
    SLICE_X51Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.222 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_8/O
                         net (fo=1, routed)           0.202     2.424    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_0
    SLICE_X51Y100        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.573 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=1, routed)           0.153     2.726    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X51Y101        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.872 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         1.992     4.864    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X24Y240        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     4.914 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[72]_INST_0/O
                         net (fo=1, routed)           1.962     6.876    design_101_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[72]
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[72]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.451    11.619    design_101_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.159    11.778    
                         clock uncertainty           -0.130    11.648    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[72])
                                                     -0.792    10.856    design_101_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[3]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 0.607ns (12.441%)  route 4.272ns (87.559%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 11.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.654ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.589ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.665     1.873    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X51Y102        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.952 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.160     2.112    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[19]
    SLICE_X51Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.222 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_8/O
                         net (fo=1, routed)           0.202     2.424    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_0
    SLICE_X51Y100        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.573 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=1, routed)           0.153     2.726    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X51Y101        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.872 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         1.874     4.746    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X23Y241        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     4.869 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[3]_INST_0/O
                         net (fo=1, routed)           1.883     6.752    design_101_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[3]
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.451    11.619    design_101_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.159    11.778    
                         clock uncertainty           -0.130    11.648    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[3])
                                                     -0.893    10.755    design_101_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[90]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.582ns (11.668%)  route 4.406ns (88.332%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 11.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.654ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.589ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.665     1.873    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X51Y102        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.952 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.160     2.112    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[19]
    SLICE_X51Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.222 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_8/O
                         net (fo=1, routed)           0.202     2.424    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_0
    SLICE_X51Y100        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.573 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=1, routed)           0.153     2.726    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X51Y101        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.872 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.032     4.904    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X25Y240        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     5.002 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[90]_INST_0/O
                         net (fo=1, routed)           1.859     6.861    design_101_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[90]
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[90]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.451    11.619    design_101_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.159    11.778    
                         clock uncertainty           -0.130    11.648    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[90])
                                                     -0.784    10.864    design_101_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.864    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[118]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 0.630ns (12.836%)  route 4.278ns (87.164%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 11.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.654ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.589ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.665     1.873    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X51Y102        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.952 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.160     2.112    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[19]
    SLICE_X51Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.222 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_8/O
                         net (fo=1, routed)           0.202     2.424    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_0
    SLICE_X51Y100        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.573 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=1, routed)           0.153     2.726    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X51Y101        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.872 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.031     4.903    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X24Y240        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     5.049 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[118]_INST_0/O
                         net (fo=1, routed)           1.732     6.781    design_101_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[118]
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[118]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.451    11.619    design_101_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.159    11.778    
                         clock uncertainty           -0.130    11.648    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[118])
                                                     -0.851    10.797    design_101_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[120]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.524ns (10.420%)  route 4.505ns (89.580%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 11.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.680ns (routing 0.654ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.589ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.680     1.888    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X51Y100        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.968 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.184     2.152    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[14]
    SLICE_X51Y100        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.300 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_4/O
                         net (fo=6, routed)           0.147     2.447    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[0]_0
    SLICE_X51Y100        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.593 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.304     4.897    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127]
    SLICE_X33Y240        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.047 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[120]_INST_0/O
                         net (fo=1, routed)           1.870     6.917    design_101_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[120]
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[120]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.451    11.619    design_101_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.158    11.777    
                         clock uncertainty           -0.130    11.648    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[120])
                                                     -0.704    10.944    design_101_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg68_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.481ns (8.408%)  route 5.240ns (91.592%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 11.649 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.654ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.589ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.691     1.899    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X51Y83         FDSE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.979 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.183     2.162    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X51Y83         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     2.251 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.206     2.457    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X51Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.546 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.094     2.640    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X50Y83         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     2.763 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.521     3.284    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X49Y102        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     3.384 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[11]_INST_0/O
                         net (fo=110, routed)         4.236     7.620    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X63Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg68_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.481    11.649    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg68_reg[11]/C
                         clock pessimism              0.109    11.758    
                         clock uncertainty           -0.130    11.628    
    SLICE_X63Y179        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.653    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg68_reg[11]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  4.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      1.465ns (routing 0.589ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.654ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.465     1.633    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X53Y98         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.694 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/Q
                         net (fo=3, routed)           0.080     1.774    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB1
    SLICE_X53Y100        RAMD32                                       r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.697     1.905    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X53Y100        RAMD32                                       r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.206     1.699    
    SLICE_X53Y100        RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     1.759    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.058ns (28.856%)  route 0.143ns (71.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.472ns (routing 0.589ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.654ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.472     1.640    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X53Y101        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.698 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.143     1.841    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[13]
    SLICE_X51Y101        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.697     1.905    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X51Y101        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism             -0.158     1.747    
    SLICE_X51Y101        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.809    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.941ns (routing 0.357ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.404ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.941     1.080    design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y185        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y185        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.119 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.023     1.142    design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[8]
    SLICE_X52Y185        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.162 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[8]_i_1__1/O
                         net (fo=1, routed)           0.006     1.168    design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[8]_i_1__1_n_0
    SLICE_X52Y185        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.064     1.236    design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y185        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.148     1.088    
    SLICE_X52Y185        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.135    design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.057ns (28.218%)  route 0.145ns (71.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.472ns (routing 0.589ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.654ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.472     1.640    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X53Y101        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.697 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.145     1.842    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X51Y101        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.697     1.905    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X51Y101        FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -0.158     1.747    
    SLICE_X51Y101        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.809    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.053ns (42.742%)  route 0.071ns (57.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.924ns (routing 0.357ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.404ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.924     1.063    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X53Y77         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.101 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[1]/Q
                         net (fo=8, routed)           0.056     1.157    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg__0[1]
    SLICE_X52Y77         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.172 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[5]_i_1/O
                         net (fo=1, routed)           0.015     1.187    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/p_0_in[5]
    SLICE_X52Y77         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.050     1.222    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X52Y77         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[5]/C
                         clock pessimism             -0.116     1.106    
    SLICE_X52Y77         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.152    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.059ns (47.967%)  route 0.064ns (52.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.973ns (routing 0.357ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.404ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.973     1.112    design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X46Y244        FDRE                                         r  design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y244        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.151 r  design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.058     1.209    design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X45Y244        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     1.229 r  design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.006     1.235    design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X45Y244        FDRE                                         r  design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.099     1.271    design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X45Y244        FDRE                                         r  design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.119     1.152    
    SLICE_X45Y244        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.199    design_101_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.081ns (39.706%)  route 0.123ns (60.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.461ns (routing 0.589ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.654ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.461     1.629    design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X56Y89         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.687 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/Q
                         net (fo=5, routed)           0.099     1.786    design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11][5]
    SLICE_X55Y87         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.809 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=1, routed)           0.024     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_awaddr[3]
    SLICE_X55Y87         FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.686     1.894    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y87         FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
                         clock pessimism             -0.159     1.735    
    SLICE_X55Y87         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.795    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_awaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      1.467ns (routing 0.589ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.654ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.467     1.635    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y86         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.694 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=6, routed)           0.075     1.769    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[1]
    SLICE_X52Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.669     1.877    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.208     1.669    
    SLICE_X52Y85         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.731    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.060ns (30.000%)  route 0.140ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.464ns (routing 0.589ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.654ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.464     1.632    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X53Y85         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.692 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.140     1.832    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[28]
    SLICE_X51Y85         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.682     1.890    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X51Y85         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                         clock pessimism             -0.159     1.731    
    SLICE_X51Y85         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.793    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.925ns (routing 0.357ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.404ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.925     1.064    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X53Y83         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.103 r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.067     1.170    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[14]
    SLICE_X53Y82         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.054     1.226    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X53Y82         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -0.144     1.082    
    SLICE_X53Y82         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.129    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAME/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y101  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y102  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y102  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y102  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y102  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y102  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y102  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y102  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X53Y102  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_101_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_101_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_101_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_101_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y3  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_101_clk_wiz_0_0
  To Clock:  clk_out1_design_101_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 1.308ns (21.789%)  route 4.695ns (78.211%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 11.818 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.171ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.405     1.807    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.990     2.797 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[0]
                         net (fo=2, routed)           0.854     3.651    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[130]
    SLICE_X66Y176        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.747 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/floating_point_0_i_198__2/O
                         net (fo=32, routed)          3.118     6.865    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[101]
    SLICE_X90Y212        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     6.954 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_58__2/O
                         net (fo=2, routed)           0.708     7.662    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/s_axis_b_tdata[6]
    SLICE_X66Y227        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     7.795 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[6]_i_1/O
                         net (fo=1, routed)           0.015     7.810    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[6]_i_1_n_0
    SLICE_X66Y227        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.003    11.818    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/aclk
    SLICE_X66Y227        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[6]/C
                         clock pessimism             -0.397    11.421    
                         clock uncertainty           -0.068    11.353    
    SLICE_X66Y227        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.378    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.378    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.175ns (20.044%)  route 4.687ns (79.956%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 11.820 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.171ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.155ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.405     1.807    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.990     2.797 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[0]
                         net (fo=2, routed)           0.854     3.651    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[130]
    SLICE_X66Y176        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.747 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/floating_point_0_i_198__2/O
                         net (fo=32, routed)          3.118     6.865    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[101]
    SLICE_X90Y212        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     6.954 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_58__2/O
                         net (fo=2, routed)           0.715     7.669    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/s_axis_b_tdata[6]
    SLICE_X66Y227        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.005    11.820    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/aclk
    SLICE_X66Y227        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[6]/C
                         clock pessimism             -0.397    11.423    
                         clock uncertainty           -0.068    11.355    
    SLICE_X66Y227        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    11.380    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.380    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.190ns (20.384%)  route 4.648ns (79.616%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 11.813 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.171ns, distribution 1.234ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.155ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.405     1.807    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.990     2.797 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[0]
                         net (fo=2, routed)           0.854     3.651    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[130]
    SLICE_X66Y176        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.747 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/floating_point_0_i_198__2/O
                         net (fo=32, routed)          3.074     6.821    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[101]
    SLICE_X90Y214        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.856 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_56__2/O
                         net (fo=2, routed)           0.703     7.559    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/s_axis_b_tdata[8]
    SLICE_X66Y220        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     7.628 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[8]_i_1/O
                         net (fo=1, routed)           0.017     7.645    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[8]_i_1_n_0
    SLICE_X66Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.998    11.813    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/aclk
    SLICE_X66Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[8]/C
                         clock pessimism             -0.397    11.416    
                         clock uncertainty           -0.068    11.348    
    SLICE_X66Y220        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    11.373    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 1.305ns (22.010%)  route 4.624ns (77.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 11.918 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.171ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.155ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.405     1.807    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     2.741 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=2, routed)           1.108     3.849    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[135]
    SLICE_X67Y176        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.915 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/floating_point_0_i_100__2/O
                         net (fo=32, routed)          2.308     6.223    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[106]
    SLICE_X89Y211        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     6.371 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_26__2/O
                         net (fo=2, routed)           1.193     7.564    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/s_axis_a_tdata[6]
    SLICE_X65Y221        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     7.721 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[6]_i_1/O
                         net (fo=1, routed)           0.015     7.736    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[6]_i_1_n_0
    SLICE_X65Y221        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.103    11.918    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/aclk
    SLICE_X65Y221        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[6]/C
                         clock pessimism             -0.397    11.521    
                         clock uncertainty           -0.068    11.453    
    SLICE_X65Y221        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.478    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.394ns (23.615%)  route 4.509ns (76.385%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 11.912 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.171ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.155ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.405     1.807    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.957     2.764 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=2, routed)           1.135     3.899    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[133]
    SLICE_X73Y176        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.047 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/floating_point_0_i_98__2/O
                         net (fo=96, routed)          1.904     5.951    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[104]
    SLICE_X65Y220        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.063     6.014 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_402__2/O
                         net (fo=1, routed)           0.000     6.014    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_402__2_n_0
    SLICE_X65Y220        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     6.040 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_109__2/O
                         net (fo=1, routed)           0.919     6.959    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_109__2_n_0
    SLICE_X68Y220        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     7.108 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_4__2/O
                         net (fo=2, routed)           0.479     7.587    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/s_axis_a_tdata[28]
    SLICE_X64Y220        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     7.638 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[28]_i_1/O
                         net (fo=1, routed)           0.072     7.710    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[28]_i_1_n_0
    SLICE_X64Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.097    11.912    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/aclk
    SLICE_X64Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[28]/C
                         clock pessimism             -0.397    11.515    
                         clock uncertainty           -0.068    11.447    
    SLICE_X64Y220        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.472    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 1.343ns (22.782%)  route 4.552ns (77.218%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 11.911 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.171ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.155ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.405     1.807    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.957     2.764 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=2, routed)           1.135     3.899    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[133]
    SLICE_X73Y176        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.047 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/floating_point_0_i_98__2/O
                         net (fo=96, routed)          1.904     5.951    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[104]
    SLICE_X65Y220        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.063     6.014 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_402__2/O
                         net (fo=1, routed)           0.000     6.014    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_402__2_n_0
    SLICE_X65Y220        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     6.040 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_109__2/O
                         net (fo=1, routed)           0.919     6.959    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_109__2_n_0
    SLICE_X68Y220        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     7.108 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_4__2/O
                         net (fo=2, routed)           0.594     7.702    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/s_axis_a_tdata[28]
    SLICE_X64Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.096    11.911    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/aclk
    SLICE_X64Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[28]/C
                         clock pessimism             -0.397    11.514    
                         clock uncertainty           -0.068    11.446    
    SLICE_X64Y220        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.471    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 1.283ns (22.125%)  route 4.516ns (77.876%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 11.818 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.171ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.405     1.807    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.990     2.797 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[0]
                         net (fo=2, routed)           0.854     3.651    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[130]
    SLICE_X66Y176        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.747 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/floating_point_0_i_198__2/O
                         net (fo=32, routed)          2.954     6.701    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[101]
    SLICE_X91Y211        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.750 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_62__2/O
                         net (fo=2, routed)           0.659     7.409    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/s_axis_b_tdata[2]
    SLICE_X66Y227        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.557 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[2]_i_1/O
                         net (fo=1, routed)           0.049     7.606    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[2]_i_1_n_0
    SLICE_X66Y227        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.003    11.818    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/aclk
    SLICE_X66Y227        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[2]/C
                         clock pessimism             -0.397    11.421    
                         clock uncertainty           -0.068    11.353    
    SLICE_X66Y227        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.378    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.378    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 1.243ns (21.379%)  route 4.571ns (78.621%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 11.912 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.171ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.155ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.405     1.807    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     2.741 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=2, routed)           1.108     3.849    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[135]
    SLICE_X67Y176        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.915 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/floating_point_0_i_100__2/O
                         net (fo=32, routed)          2.373     6.288    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[106]
    SLICE_X89Y208        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     6.386 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_30__2/O
                         net (fo=2, routed)           1.024     7.410    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/s_axis_a_tdata[2]
    SLICE_X64Y220        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     7.555 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[2]_i_1/O
                         net (fo=1, routed)           0.066     7.621    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[2]_i_1_n_0
    SLICE_X64Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.097    11.912    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/aclk
    SLICE_X64Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[2]/C
                         clock pessimism             -0.397    11.515    
                         clock uncertainty           -0.068    11.447    
    SLICE_X64Y220        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.472    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.121ns (19.622%)  route 4.592ns (80.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 11.815 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.171ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.155ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.405     1.807    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.990     2.797 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[0]
                         net (fo=2, routed)           0.854     3.651    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[130]
    SLICE_X66Y176        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.747 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/floating_point_0_i_198__2/O
                         net (fo=32, routed)          3.074     6.821    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[101]
    SLICE_X90Y214        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.856 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_56__2/O
                         net (fo=2, routed)           0.664     7.520    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/s_axis_b_tdata[8]
    SLICE_X66Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.000    11.815    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/aclk
    SLICE_X66Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[8]/C
                         clock pessimism             -0.397    11.418    
                         clock uncertainty           -0.068    11.350    
    SLICE_X66Y220        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    11.375    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.098ns (18.931%)  route 4.702ns (81.069%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 11.911 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.171ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.155ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.405     1.807    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     2.741 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=2, routed)           1.108     3.849    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[135]
    SLICE_X67Y176        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.915 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/floating_point_0_i_100__2/O
                         net (fo=32, routed)          2.373     6.288    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[106]
    SLICE_X89Y208        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     6.386 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0_i_30__2/O
                         net (fo=2, routed)           1.221     7.607    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/s_axis_a_tdata[2]
    SLICE_X64Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.096    11.911    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/aclk
    SLICE_X64Y220        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[2]/C
                         clock pessimism             -0.397    11.514    
                         clock uncertainty           -0.068    11.446    
    SLICE_X64Y220        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.471    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/need_combiner.use_4to1_fma.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  3.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Net Delay (Source):      1.051ns (routing 0.155ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.171ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     1.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864     0.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     0.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.051     1.866    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/aclk
    SLICE_X78Y143        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y143        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.924 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=2, routed)           0.120     2.044    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL/i_pipe/ma[22]_55[19]
    SLICE_X77Y141        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.227     1.629    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL/i_pipe/aclk
    SLICE_X77Y141        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.342     1.971    
    SLICE_X77Y141        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.033    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Net Delay (Source):      1.110ns (routing 0.155ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.171ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     1.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864     0.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     0.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.110     1.925    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].MANT_DEL/i_pipe/aclk
    SLICE_X93Y164        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y164        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.983 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.112     2.095    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/ma[13]_46[1]
    SLICE_X92Y163        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.287     1.689    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/aclk
    SLICE_X92Y163        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.333     2.022    
    SLICE_X92Y163        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.084    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Net Delay (Source):      1.071ns (routing 0.155ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.171ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     1.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864     0.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     0.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.071     1.886    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL/i_pipe/aclk
    SLICE_X86Y169        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.944 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.114     2.058    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/ma[1]_34[10]
    SLICE_X85Y168        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.240     1.642    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/aclk
    SLICE_X85Y168        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.342     1.984    
    SLICE_X85Y168        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.046    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_B/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.059ns (21.071%)  route 0.221ns (78.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      1.116ns (routing 0.155ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.171ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     1.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864     0.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     0.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.116     1.931    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/aclk
    SLICE_X91Y238        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y238        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.990 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=5, routed)           0.221     2.211    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[35]_1[10]
    SLICE_X91Y241        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.338     1.740    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X91Y241        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/C
                         clock pessimism              0.397     2.137    
    SLICE_X91Y241        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.199    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.081ns (43.548%)  route 0.105ns (56.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Net Delay (Source):      1.136ns (routing 0.155ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.171ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     1.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864     0.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     0.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.136     1.951    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/aclk
    SLICE_X56Y234        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y234        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.009 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=50, routed)          0.081     2.090    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/norm_dist_skew[1]
    SLICE_X55Y234        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     2.113 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q[9]_i_1/O
                         net (fo=1, routed)           0.024     2.137    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]_0[9]
    SLICE_X55Y234        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.322     1.724    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X55Y234        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.338     2.062    
    SLICE_X55Y234        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.122    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.081ns (33.750%)  route 0.159ns (66.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      1.063ns (routing 0.155ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.171ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     1.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864     0.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     0.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.063     1.878    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/aclk
    SLICE_X87Y182        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y182        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.936 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.135     2.071    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[2]
    SLICE_X87Y179        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.094 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.024     2.118    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X87Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.244     1.646    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X87Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.397     2.043    
    SLICE_X87Y179        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.103    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.082ns (44.086%)  route 0.104ns (55.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      1.100ns (routing 0.155ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.171ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     1.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864     0.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     0.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.100     1.915    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/aclk
    SLICE_X85Y244        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y244        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.975 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=3, routed)           0.069     2.044    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/A1_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[46]_1[9]
    SLICE_X86Y244        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     2.066 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/A1_IP_DELAY/i_pipe/opt_has_pipe.first_q[9]_i_1__4/O
                         net (fo=1, routed)           0.035     2.101    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[48]_1[9]
    SLICE_X86Y244        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.282     1.684    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/aclk
    SLICE_X86Y244        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.339     2.023    
    SLICE_X86Y244        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.083    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/FAB_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.060ns (45.113%)  route 0.073ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Net Delay (Source):      1.114ns (routing 0.155ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.171ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     1.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864     0.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     0.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.114     1.929    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/FAB_DEL/i_pipe/aclk
    SLICE_X91Y236        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/FAB_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y236        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.989 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/FAB_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.073     2.062    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/Q[9]
    SLICE_X91Y238        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.294     1.696    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/aclk
    SLICE_X91Y238        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.286     1.982    
    SLICE_X91Y238        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.044    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_A/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.060ns (47.244%)  route 0.067ns (52.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Net Delay (Source):      1.125ns (routing 0.155ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.171ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     1.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864     0.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     0.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.125     1.940    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X91Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y179        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.000 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[22]/Q
                         net (fo=3, routed)           0.067     2.067    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]_0[22]
    SLICE_X91Y178        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.300     1.702    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL/i_pipe/aclk
    SLICE_X91Y178        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.285     1.987    
    SLICE_X91Y178        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.049    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_C/design_DIV_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.080ns (47.059%)  route 0.090ns (52.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      1.104ns (routing 0.155ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.171ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     1.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864     0.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     0.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.104     1.919    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/aclk
    SLICE_X86Y245        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y245        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.977 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=3, routed)           0.066     2.043    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/sml_mant_align[10]
    SLICE_X85Y245        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     2.065 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SML_DELAY/i_pipe/opt_has_pipe.first_q[11]_i_1__2/O
                         net (fo=1, routed)           0.024     2.089    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]_0[11]
    SLICE_X85Y245        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.269     1.671    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X85Y245        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.339     2.010    
    SLICE_X85Y245        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.070    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_B/design_MAC_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_101_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y34  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y34  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y35  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y35  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y37  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y37  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y32  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y32  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y33  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y33  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y37  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y33  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y34  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y34  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y34  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y34  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y33  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y33  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y36  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y28  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y34  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y34  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y34  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y35  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y35  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y35  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y35  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y37  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y32  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y33  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_101_clk_wiz_0_0
  To Clock:  clk_out2_design_101_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out2_design_101_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        2.868ns  (logic 0.175ns (6.102%)  route 2.693ns (93.898%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    0.130ns = ( 2.630 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.612ns (routing 0.654ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     2.500 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.612     4.112    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     2.630 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.880    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.908 f  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         1.379     4.287    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/clk_2x
    SLICE_X69Y181        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     4.434 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_47__0/O
                         net (fo=2, routed)           1.064     5.498    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.447     6.417    
                         clock uncertainty           -0.262     6.155    
    RAMB36_X2Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     5.826    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.826    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out2_design_101_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        2.830ns  (logic 0.175ns (6.184%)  route 2.655ns (93.816%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        1.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 6.860 - 5.000 ) 
    Source Clock Delay      (SCD):    0.130ns = ( 2.630 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.612ns (routing 0.654ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     2.500 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.612     4.112    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     2.630 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.880    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.908 f  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         1.379     4.287    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/clk_2x
    SLICE_X69Y181        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     4.434 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_47__0/O
                         net (fo=2, routed)           1.026     5.460    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.040     6.860    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.447     6.413    
                         clock uncertainty           -0.262     6.151    
    RAMB36_X2Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     5.822    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out2_design_101_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        3.026ns  (logic 0.151ns (4.990%)  route 2.875ns (95.010%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 6.843 - 5.000 ) 
    Source Clock Delay      (SCD):    0.130ns = ( 2.630 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.612ns (routing 0.654ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.155ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     2.500 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.612     4.112    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     2.630 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.880    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.908 f  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         1.275     4.183    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X66Y208        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.306 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT[31]_i_1/O
                         net (fo=128, routed)         1.350     5.656    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/E[0]
    SLICE_X77Y203        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.023     6.843    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/clk_2x
    SLICE_X77Y203        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[7]/C
                         clock pessimism             -0.447     6.396    
                         clock uncertainty           -0.262     6.134    
    SLICE_X77Y203        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     6.074    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[7]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out2_design_101_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        3.024ns  (logic 0.151ns (4.993%)  route 2.873ns (95.007%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 6.843 - 5.000 ) 
    Source Clock Delay      (SCD):    0.130ns = ( 2.630 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.612ns (routing 0.654ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.155ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     2.500 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.612     4.112    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     2.630 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.880    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.908 f  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         1.275     4.183    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X66Y208        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.306 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT[31]_i_1/O
                         net (fo=128, routed)         1.348     5.654    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/E[0]
    SLICE_X77Y203        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.023     6.843    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/clk_2x
    SLICE_X77Y203        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[4]/C
                         clock pessimism             -0.447     6.396    
                         clock uncertainty           -0.262     6.134    
    SLICE_X77Y203        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.074    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[4]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out2_design_101_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        3.014ns  (logic 0.151ns (5.010%)  route 2.863ns (94.990%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        1.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 6.837 - 5.000 ) 
    Source Clock Delay      (SCD):    0.130ns = ( 2.630 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.612ns (routing 0.654ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.155ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     2.500 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.612     4.112    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     2.630 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.880    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.908 f  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         1.275     4.183    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X66Y208        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.306 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT[31]_i_1/O
                         net (fo=128, routed)         1.338     5.644    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/E[0]
    SLICE_X78Y205        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.017     6.837    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/clk_2x
    SLICE_X78Y205        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[14]/C
                         clock pessimism             -0.447     6.390    
                         clock uncertainty           -0.262     6.128    
    SLICE_X78Y205        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     6.067    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[14]
  -------------------------------------------------------------------
                         required time                          6.067    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out2_design_101_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        3.013ns  (logic 0.151ns (5.012%)  route 2.862ns (94.988%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        1.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 6.837 - 5.000 ) 
    Source Clock Delay      (SCD):    0.130ns = ( 2.630 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.612ns (routing 0.654ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.155ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     2.500 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.612     4.112    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     2.630 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.880    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.908 f  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         1.275     4.183    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X66Y208        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.306 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT[31]_i_1/O
                         net (fo=128, routed)         1.337     5.643    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/E[0]
    SLICE_X78Y205        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.017     6.837    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/clk_2x
    SLICE_X78Y205        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[13]/C
                         clock pessimism             -0.447     6.390    
                         clock uncertainty           -0.262     6.128    
    SLICE_X78Y205        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     6.067    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[13]
  -------------------------------------------------------------------
                         required time                          6.067    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/DOUT_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out2_design_101_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        3.013ns  (logic 0.151ns (5.012%)  route 2.862ns (94.988%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        1.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 6.837 - 5.000 ) 
    Source Clock Delay      (SCD):    0.130ns = ( 2.630 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.612ns (routing 0.654ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.155ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     2.500 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.612     4.112    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     2.630 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.880    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.908 f  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         1.275     4.183    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X66Y208        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.306 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT[31]_i_1/O
                         net (fo=128, routed)         1.337     5.643    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/E[0]
    SLICE_X78Y205        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/DOUT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.017     6.837    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/clk_2x
    SLICE_X78Y205        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/DOUT_reg[6]/C
                         clock pessimism             -0.447     6.390    
                         clock uncertainty           -0.262     6.128    
    SLICE_X78Y205        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     6.067    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/DOUT_reg[6]
  -------------------------------------------------------------------
                         required time                          6.067    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/DOUT_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out2_design_101_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        2.992ns  (logic 0.151ns (5.047%)  route 2.841ns (94.953%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 6.842 - 5.000 ) 
    Source Clock Delay      (SCD):    0.130ns = ( 2.630 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.612ns (routing 0.654ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.155ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     2.500 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.612     4.112    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     2.630 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.880    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.908 f  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         1.275     4.183    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X66Y208        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.306 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT[31]_i_1/O
                         net (fo=128, routed)         1.316     5.622    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/E[0]
    SLICE_X79Y203        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/DOUT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.022     6.842    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/clk_2x
    SLICE_X79Y203        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/DOUT_reg[4]/C
                         clock pessimism             -0.447     6.395    
                         clock uncertainty           -0.262     6.133    
    SLICE_X79Y203        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     6.072    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/DOUT_reg[4]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out2_design_101_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        2.730ns  (logic 0.176ns (6.447%)  route 2.554ns (93.553%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    0.130ns = ( 2.630 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.612ns (routing 0.654ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     2.500 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.612     4.112    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     2.630 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.880    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.908 f  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         1.381     4.289    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/clk_2x
    SLICE_X69Y181        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.437 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/blk_mem_gen_0_i_1__3/O
                         net (fo=2, routed)           0.923     5.360    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.447     6.417    
                         clock uncertainty           -0.262     6.155    
    RAMB36_X2Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.813    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.813    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out2_design_101_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        2.985ns  (logic 0.151ns (5.059%)  route 2.834ns (94.941%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 6.840 - 5.000 ) 
    Source Clock Delay      (SCD):    0.130ns = ( 2.630 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.612ns (routing 0.654ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.155ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     2.500 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.612     4.112    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     2.630 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.880    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.908 f  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         1.275     4.183    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X66Y208        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.306 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT[31]_i_1/O
                         net (fo=128, routed)         1.309     5.615    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/E[0]
    SLICE_X80Y202        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.020     6.840    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X80Y202        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[0]/C
                         clock pessimism             -0.447     6.393    
                         clock uncertainty           -0.262     6.131    
    SLICE_X80Y202        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     6.072    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  0.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.039ns (3.314%)  route 1.138ns (96.686%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.108ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         0.665     1.119    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/clk_2x
    SLICE_X71Y193        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.141 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/blk_mem_gen_0_i_28__2/O
                         net (fo=1, routed)           0.325     1.466    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.830     0.998    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.309     1.307    
    RAMB36_X2Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[1])
                                                     -0.005     1.302    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.032ns (2.726%)  route 1.142ns (97.274%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.108ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         0.685     1.139    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBInReg/clk_2x
    SLICE_X70Y213        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.154 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBInReg/blk_mem_gen_0_i_24__0/O
                         net (fo=1, routed)           0.309     1.463    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y43         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.823     0.991    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y43         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.309     1.300    
    RAMB36_X2Y43         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.005     1.295    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.057ns (4.839%)  route 1.121ns (95.161%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.108ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         0.651     1.105    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/clk_2x
    SLICE_X68Y205        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.040     1.145 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/blk_mem_gen_0_i_24__3/O
                         net (fo=1, routed)           0.322     1.467    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.825     0.993    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.309     1.302    
    RAMB36_X2Y40         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.005     1.297    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.039ns (3.308%)  route 1.140ns (96.692%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         0.664     1.118    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/clk_2x
    SLICE_X74Y212        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.022     1.140 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/blk_mem_gen_0_i_84__0/O
                         net (fo=1, routed)           0.328     1.468    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.824     0.992    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.309     1.301    
    RAMB36_X2Y41         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[5])
                                                     -0.005     1.296    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.039ns (3.133%)  route 1.206ns (96.867%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.108ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         0.669     1.123    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/clk_2x
    SLICE_X83Y202        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.145 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/blk_mem_gen_0_i_73__1/O
                         net (fo=1, routed)           0.389     1.534    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[16]
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.890     1.058    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.309     1.367    
    RAMB36_X3Y39         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[15])
                                                     -0.005     1.362    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.039ns (3.286%)  route 1.148ns (96.714%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.108ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         0.670     1.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/clk_2x
    SLICE_X72Y188        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.022     1.146 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/blk_mem_gen_0_i_44__2/O
                         net (fo=1, routed)           0.330     1.476    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.830     0.998    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.309     1.307    
    RAMB36_X2Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.005     1.302    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.039ns (3.294%)  route 1.145ns (96.706%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.108ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         0.661     1.115    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/clk_2x
    SLICE_X69Y204        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.022     1.137 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/blk_mem_gen_0_i_65__2/O
                         net (fo=1, routed)           0.336     1.473    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.827     0.995    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.309     1.304    
    RAMB36_X2Y40         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[6])
                                                     -0.005     1.299    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.052ns (4.377%)  route 1.136ns (95.623%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.108ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         0.669     1.123    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/clk_2x
    SLICE_X71Y185        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.158 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/blk_mem_gen_0_i_41__2/O
                         net (fo=1, routed)           0.319     1.477    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.830     0.998    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.309     1.307    
    RAMB36_X2Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.005     1.302    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.031ns (2.603%)  route 1.160ns (97.397%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.108ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         0.674     1.128    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/clk_2x
    SLICE_X88Y191        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.142 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/blk_mem_gen_0_i_89__2/O
                         net (fo=1, routed)           0.338     1.480    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.832     1.000    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.309     1.309    
    RAMB36_X2Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.005     1.304    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_101_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.052ns (4.422%)  route 1.124ns (95.578%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.108ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=631, routed)         0.662     1.116    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBInReg/clk_2x
    SLICE_X78Y214        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.151 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBInReg/blk_mem_gen_0_i_35/O
                         net (fo=1, routed)           0.314     1.465    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.816     0.984    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.309     1.293    
    RAMB36_X2Y42         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[9])
                                                     -0.005     1.288    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_101_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y42  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y42  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y43  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y43  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y41  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y41  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y44  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y44  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y38  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y38  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y42  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y42  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y43  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y41  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y44  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y44  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y44  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y39  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y39  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y39  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y42  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y42  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y43  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y43  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y41  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y41  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y38  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y38  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y40  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y40  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_101_clk_wiz_0_0
  To Clock:  clkfbout_design_101_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_101_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         10.000      8.710      BUFGCE_X1Y86  design_101_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCM_X1Y3     design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCM_X1Y3     design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_101_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.462ns (30.207%)  route 3.378ns (69.793%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 11.651 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.389ns (routing 0.171ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.589ns, distribution 0.894ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.389     1.791    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y30         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[4])
                                                      0.919     2.710 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[4]
                         net (fo=2, routed)           1.280     3.990    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[143]
    SLICE_X67Y179        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.138 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[15]_i_61/O
                         net (fo=1, routed)           0.528     4.666    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg43_out[15]
    SLICE_X74Y178        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.754 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[15]_i_34/O
                         net (fo=1, routed)           0.023     4.777    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[15]_i_34_n_0
    SLICE_X74Y178        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     4.838 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[15]_i_15/O
                         net (fo=1, routed)           0.000     4.838    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[15]_i_15_n_0
    SLICE_X74Y178        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.866 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[15]_i_5/O
                         net (fo=1, routed)           1.501     6.367    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[15]_i_5_n_0
    SLICE_X64Y179        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.519 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[15]_i_2/O
                         net (fo=1, routed)           0.014     6.533    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[15]_i_2_n_0
    SLICE_X64Y179        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     6.599 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.032     6.631    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X64Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.483    11.651    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.065    11.716    
                         clock uncertainty           -0.217    11.499    
    SLICE_X64Y179        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.524    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.522ns (34.654%)  route 2.870ns (65.346%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 11.651 - 10.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.401ns (routing 0.171ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.589ns, distribution 0.894ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.401     1.803    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.979     2.782 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[1]
                         net (fo=33, routed)          1.193     3.975    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/douta[1]
    SLICE_X72Y178        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.121 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[5]_i_60/O
                         net (fo=1, routed)           0.176     4.297    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg39_out[5]
    SLICE_X76Y178        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.420 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[5]_i_33/O
                         net (fo=1, routed)           0.010     4.430    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[5]_i_33_n_0
    SLICE_X76Y178        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     4.487 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[5]_i_14/O
                         net (fo=1, routed)           0.000     4.487    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[5]_i_14_n_0
    SLICE_X76Y178        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     4.513 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[5]_i_5/O
                         net (fo=1, routed)           1.437     5.950    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[5]_i_5_n_0
    SLICE_X64Y179        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     6.073 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.023     6.096    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[5]_i_2_n_0
    SLICE_X64Y179        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.068     6.164 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.031     6.195    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X64Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.483    11.651    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.065    11.716    
                         clock uncertainty           -0.217    11.499    
    SLICE_X64Y179        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.524    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.460ns (33.804%)  route 2.859ns (66.196%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 11.661 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.377ns (routing 0.171ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.589ns, distribution 0.904ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.377     1.779    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.920     2.699 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[6]
                         net (fo=33, routed)          1.896     4.595    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/douta[20]
    SLICE_X72Y175        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.741 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[0]_i_66/O
                         net (fo=1, routed)           0.086     4.827    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg41_out[0]
    SLICE_X72Y174        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.924 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[0]_i_34/O
                         net (fo=1, routed)           0.011     4.935    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[0]_i_34_n_0
    SLICE_X72Y174        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057     4.992 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_i_15/O
                         net (fo=1, routed)           0.000     4.992    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_i_15_n_0
    SLICE_X72Y174        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026     5.018 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_i_5/O
                         net (fo=1, routed)           0.809     5.827    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_i_5_n_0
    SLICE_X64Y174        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     5.972 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.025     5.997    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[0]_i_2_n_0
    SLICE_X64Y174        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     6.066 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.032     6.098    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X64Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.493    11.661    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.065    11.726    
                         clock uncertainty           -0.217    11.509    
    SLICE_X64Y174        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.534    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.304ns (31.249%)  route 2.869ns (68.752%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.389ns (routing 0.171ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.589ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.389     1.791    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y30         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.920     2.711 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[6]
                         net (fo=2, routed)           1.317     4.028    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[145]
    SLICE_X67Y181        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     4.173 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[17]_i_61/O
                         net (fo=1, routed)           0.502     4.675    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg43_out[17]
    SLICE_X74Y181        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.712 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[17]_i_34/O
                         net (fo=1, routed)           0.023     4.735    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[17]_i_34_n_0
    SLICE_X74Y181        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     4.796 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[17]_i_15/O
                         net (fo=1, routed)           0.000     4.796    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[17]_i_15_n_0
    SLICE_X74Y181        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.824 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[17]_i_5/O
                         net (fo=1, routed)           0.987     5.811    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[17]_i_5_n_0
    SLICE_X60Y178        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.861 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.009     5.870    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[17]_i_2_n_0
    SLICE_X60Y178        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.933 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.031     5.964    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X60Y178        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.465    11.633    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y178        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.065    11.698    
                         clock uncertainty           -0.217    11.481    
    SLICE_X60Y178        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.506    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -5.964    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.242ns (30.636%)  route 2.812ns (69.364%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.419ns (routing 0.171ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.589ns, distribution 0.883ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.419     1.821    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.937     2.758 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[2]
                         net (fo=2, routed)           1.096     3.854    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[294]
    SLICE_X73Y183        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.953 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[6]_i_28/O
                         net (fo=1, routed)           0.025     3.978    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[6]_i_28_n_0
    SLICE_X73Y183        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     4.040 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[6]_i_12/O
                         net (fo=1, routed)           0.000     4.040    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[6]_i_12_n_0
    SLICE_X73Y183        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.070 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[6]_i_4/O
                         net (fo=1, routed)           1.652     5.722    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[6]_i_4_n_0
    SLICE_X65Y175        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.773 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.009     5.782    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[6]_i_2_n_0
    SLICE_X65Y175        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     5.845 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.030     5.875    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X65Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.472    11.640    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.065    11.705    
                         clock uncertainty           -0.217    11.488    
    SLICE_X65Y175        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.513    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.513    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.456ns (34.154%)  route 2.807ns (65.846%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 11.725 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.589ns, distribution 0.968ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.292     1.694    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.957     2.651 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=33, routed)          1.793     4.444    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/douta[10]
    SLICE_X73Y176        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.545 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[2]_i_64/O
                         net (fo=1, routed)           0.517     5.062    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg40_out[2]
    SLICE_X71Y176        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     5.211 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[2]_i_34/O
                         net (fo=1, routed)           0.017     5.228    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[2]_i_34_n_0
    SLICE_X71Y176        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     5.288 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[2]_i_15/O
                         net (fo=1, routed)           0.000     5.288    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[2]_i_15_n_0
    SLICE_X71Y176        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.316 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[2]_i_5/O
                         net (fo=1, routed)           0.441     5.757    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[2]_i_5_n_0
    SLICE_X66Y174        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     5.855 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.009     5.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[2]_i_2_n_0
    SLICE_X66Y174        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     5.927 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.030     5.957    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X66Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.557    11.725    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.065    11.790    
                         clock uncertainty           -0.217    11.573    
    SLICE_X66Y174        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.598    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.343ns (33.333%)  route 2.686ns (66.667%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.405ns (routing 0.171ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.589ns, distribution 0.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.405     1.807    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.979     2.786 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[1]
                         net (fo=2, routed)           2.166     4.952    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[329]
    SLICE_X67Y175        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     5.042 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[9]_i_28/O
                         net (fo=1, routed)           0.014     5.056    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[9]_i_28_n_0
    SLICE_X67Y175        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.059     5.115 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[9]_i_12/O
                         net (fo=1, routed)           0.000     5.115    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[9]_i_12_n_0
    SLICE_X67Y175        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     5.143 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[9]_i_4/O
                         net (fo=1, routed)           0.467     5.610    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[9]_i_4_n_0
    SLICE_X65Y176        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.734 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.009     5.743    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[9]_i_2_n_0
    SLICE_X65Y176        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     5.806 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.030     5.836    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X65Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.482    11.650    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.065    11.715    
                         clock uncertainty           -0.217    11.498    
    SLICE_X65Y176        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.523    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.420ns (34.069%)  route 2.748ns (65.931%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 11.738 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.589ns, distribution 0.981ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.292     1.694    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[4])
                                                      0.919     2.613 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[4]
                         net (fo=33, routed)          2.111     4.724    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/douta[11]
    SLICE_X73Y176        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     4.885 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[3]_i_64/O
                         net (fo=1, routed)           0.122     5.007    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg40_out[3]
    SLICE_X72Y176        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.097 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[3]_i_34/O
                         net (fo=1, routed)           0.009     5.106    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[3]_i_34_n_0
    SLICE_X72Y176        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     5.162 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[3]_i_15/O
                         net (fo=1, routed)           0.000     5.162    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[3]_i_15_n_0
    SLICE_X72Y176        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.188 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[3]_i_5/O
                         net (fo=1, routed)           0.449     5.637    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[3]_i_5_n_0
    SLICE_X67Y175        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     5.736 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.025     5.761    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[3]_i_2_n_0
    SLICE_X67Y175        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.830 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.032     5.862    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X67Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.570    11.738    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.065    11.803    
                         clock uncertainty           -0.217    11.586    
    SLICE_X67Y175        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.611    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.611    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 1.397ns (35.198%)  route 2.572ns (64.802%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.377ns (routing 0.171ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.589ns, distribution 0.883ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.377     1.779    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[7])
                                                      0.923     2.702 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[7]
                         net (fo=33, routed)          1.823     4.525    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/douta[21]
    SLICE_X72Y175        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.635 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[1]_i_66/O
                         net (fo=1, routed)           0.114     4.749    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg41_out[1]
    SLICE_X71Y175        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     4.872 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[1]_i_34/O
                         net (fo=1, routed)           0.023     4.895    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[1]_i_34_n_0
    SLICE_X71Y175        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     4.956 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     4.956    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_i_15_n_0
    SLICE_X71Y175        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.984 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_i_5/O
                         net (fo=1, routed)           0.572     5.556    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_i_5_n_0
    SLICE_X65Y175        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.645 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.009     5.654    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[1]_i_2_n_0
    SLICE_X65Y175        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.717 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.031     5.748    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X65Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.472    11.640    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.065    11.705    
                         clock uncertainty           -0.217    11.488    
    SLICE_X65Y175        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.513    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.513    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 1.368ns (35.625%)  route 2.472ns (64.375%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 11.628 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.389ns (routing 0.171ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.589ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.389     1.791    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y30         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     2.725 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=2, routed)           1.031     3.756    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[144]
    SLICE_X67Y179        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.105     3.861 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[16]_i_61/O
                         net (fo=1, routed)           0.445     4.306    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg43_out[16]
    SLICE_X75Y179        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.395 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[16]_i_34/O
                         net (fo=1, routed)           0.011     4.406    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[16]_i_34_n_0
    SLICE_X75Y179        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057     4.463 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[16]_i_15/O
                         net (fo=1, routed)           0.000     4.463    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[16]_i_15_n_0
    SLICE_X75Y179        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026     4.489 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[16]_i_5/O
                         net (fo=1, routed)           0.928     5.417    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[16]_i_5_n_0
    SLICE_X61Y179        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     5.505 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[16]_i_2/O
                         net (fo=1, routed)           0.025     5.530    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[16]_i_2_n_0
    SLICE_X61Y179        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.599 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.032     5.631    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X61Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.460    11.628    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.065    11.693    
                         clock uncertainty           -0.217    11.476    
    SLICE_X61Y179        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.501    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         11.501    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  5.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.325ns (51.506%)  route 0.306ns (48.494%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.694ns (routing 0.096ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.404ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.694     1.145    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.210     1.355 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[1]
                         net (fo=2, routed)           0.061     1.416    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[284]
    SLICE_X69Y177        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.436 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[28]_i_63/O
                         net (fo=1, routed)           0.139     1.575    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg47_out[28]
    SLICE_X68Y174        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     1.625 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[28]_i_33/O
                         net (fo=1, routed)           0.007     1.632    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[28]_i_33_n_0
    SLICE_X68Y174        MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.010     1.642 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[28]_i_17/O
                         net (fo=1, routed)           0.000     1.642    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[28]_i_17_n_0
    SLICE_X68Y174        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.011     1.653 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[28]_i_5/O
                         net (fo=1, routed)           0.085     1.738    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[28]_i_5_n_0
    SLICE_X66Y174        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.752 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[28]_i_2/O
                         net (fo=1, routed)           0.007     1.759    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[28]_i_2_n_0
    SLICE_X66Y174        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.769 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.007     1.776    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X66Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.098     1.270    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.047     1.223    
                         clock uncertainty            0.217     1.440    
    SLICE_X66Y174        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.486    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.163ns (26.634%)  route 0.449ns (73.366%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.404ns, distribution 0.633ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.676     1.127    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X71Y178        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y178        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.168 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[2]/Q
                         net (fo=4, routed)           0.050     1.218    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/FSM_onehot_pr_state_reg[2]_0[2]
    SLICE_X72Y179        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.259 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[1]_i_28/O
                         net (fo=1, routed)           0.007     1.266    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[1]_i_28_n_0
    SLICE_X72Y179        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.276 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     1.276    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_i_12_n_0
    SLICE_X72Y179        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.011     1.287 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_i_4/O
                         net (fo=1, routed)           0.378     1.665    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_i_4_n_0
    SLICE_X65Y175        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.715 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.007     1.722    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[1]_i_2_n_0
    SLICE_X65Y175        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.732 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.007     1.739    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X65Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.037     1.209    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.047     1.162    
                         clock uncertainty            0.217     1.379    
    SLICE_X65Y175        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.425    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.399ns (55.494%)  route 0.320ns (44.506%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.690ns (routing 0.096ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.404ns, distribution 0.698ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.690     1.141    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y34         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y34         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[7])
                                                      0.229     1.370 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[7]
                         net (fo=2, routed)           0.135     1.505    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[236]
    SLICE_X68Y175        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.057     1.562 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[12]_i_65/O
                         net (fo=1, routed)           0.063     1.625    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg46_out[12]
    SLICE_X68Y176        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.647 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[12]_i_35/O
                         net (fo=1, routed)           0.008     1.655    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[12]_i_35_n_0
    SLICE_X68Y176        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     1.665 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[12]_i_15/O
                         net (fo=1, routed)           0.000     1.665    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[12]_i_15_n_0
    SLICE_X68Y176        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.011     1.676 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[12]_i_5/O
                         net (fo=1, routed)           0.099     1.775    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[12]_i_5_n_0
    SLICE_X66Y177        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.835 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           0.008     1.843    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[12]_i_2_n_0
    SLICE_X66Y177        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.010     1.853 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.007     1.860    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X66Y177        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.102     1.274    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y177        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.047     1.227    
                         clock uncertainty            0.217     1.444    
    SLICE_X66Y177        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.490    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.340ns (47.288%)  route 0.379ns (52.712%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.694ns (routing 0.096ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.404ns, distribution 0.698ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.694     1.145    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.217     1.362 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=2, routed)           0.143     1.505    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[286]
    SLICE_X69Y175        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     1.553 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[30]_i_63/O
                         net (fo=1, routed)           0.064     1.617    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg47_out[30]
    SLICE_X69Y173        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.639 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[30]_i_33/O
                         net (fo=1, routed)           0.008     1.647    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[30]_i_33_n_0
    SLICE_X69Y173        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     1.657 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[30]_i_17/O
                         net (fo=1, routed)           0.000     1.657    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[30]_i_17_n_0
    SLICE_X69Y173        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.011     1.668 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[30]_i_5/O
                         net (fo=1, routed)           0.148     1.816    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[30]_i_5_n_0
    SLICE_X66Y177        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.838 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           0.009     1.847    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[30]_i_2_n_0
    SLICE_X66Y177        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.010     1.857 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.007     1.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X66Y177        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.102     1.274    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y177        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.047     1.227    
                         clock uncertainty            0.217     1.444    
    SLICE_X66Y177        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.490    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.171ns (24.324%)  route 0.532ns (75.676%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.404ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.676     1.127    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X71Y178        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y178        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.166 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[1]/Q
                         net (fo=5, routed)           0.149     1.315    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/FSM_onehot_pr_state_reg[2]_0[1]
    SLICE_X72Y183        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     1.374 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[0]_i_28/O
                         net (fo=1, routed)           0.007     1.381    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[0]_i_28_n_0
    SLICE_X72Y183        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.391 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_i_12/O
                         net (fo=1, routed)           0.000     1.391    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_i_12_n_0
    SLICE_X72Y183        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.011     1.402 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.353     1.755    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_i_4_n_0
    SLICE_X64Y174        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     1.796 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.016     1.812    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[0]_i_2_n_0
    SLICE_X64Y174        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.823 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.007     1.830    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X64Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.058     1.230    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.047     1.183    
                         clock uncertainty            0.217     1.400    
    SLICE_X64Y174        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.446    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.326ns (44.596%)  route 0.405ns (55.404%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.694ns (routing 0.096ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.404ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.694     1.145    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[7])
                                                      0.229     1.374 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[7]
                         net (fo=2, routed)           0.153     1.527    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[290]
    SLICE_X71Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     1.568 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[2]_i_28/O
                         net (fo=1, routed)           0.016     1.584    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[2]_i_28_n_0
    SLICE_X71Y179        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.595 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[2]_i_12/O
                         net (fo=1, routed)           0.000     1.595    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[2]_i_12_n_0
    SLICE_X71Y179        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.012     1.607 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[2]_i_4/O
                         net (fo=1, routed)           0.222     1.829    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[2]_i_4_n_0
    SLICE_X66Y174        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.852 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.007     1.859    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[2]_i_2_n_0
    SLICE_X66Y174        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.010     1.869 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.007     1.876    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X66Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.098     1.270    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.047     1.223    
                         clock uncertainty            0.217     1.440    
    SLICE_X66Y174        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.486    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.400ns (54.870%)  route 0.329ns (45.130%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.696ns (routing 0.096ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.404ns, distribution 0.729ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.696     1.147    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[4])
                                                      0.246     1.393 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[4]
                         net (fo=2, routed)           0.092     1.485    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[269]
    SLICE_X69Y181        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.535 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[13]_i_65/O
                         net (fo=1, routed)           0.093     1.628    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg47_out[13]
    SLICE_X68Y181        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     1.678 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[13]_i_35/O
                         net (fo=1, routed)           0.008     1.686    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[13]_i_35_n_0
    SLICE_X68Y181        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     1.696 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[13]_i_15/O
                         net (fo=1, routed)           0.000     1.696    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[13]_i_15_n_0
    SLICE_X68Y181        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.011     1.707 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[13]_i_5/O
                         net (fo=1, routed)           0.121     1.828    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[13]_i_5_n_0
    SLICE_X66Y181        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.851 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.008     1.859    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[13]_i_2_n_0
    SLICE_X66Y181        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.010     1.869 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.007     1.876    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X66Y181        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.133     1.305    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y181        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.083     1.222    
                         clock uncertainty            0.217     1.439    
    SLICE_X66Y181        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.485    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.333ns (45.245%)  route 0.403ns (54.755%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.404ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.695     1.146    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[7])
                                                      0.229     1.375 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[7]
                         net (fo=2, routed)           0.181     1.556    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[344]
    SLICE_X68Y184        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.596 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[24]_i_15/O
                         net (fo=1, routed)           0.053     1.649    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[24]_i_15_n_0
    SLICE_X66Y184        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     1.689 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[24]_i_4/O
                         net (fo=1, routed)           0.155     1.844    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[24]_i_4_n_0
    SLICE_X66Y176        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.858 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.007     1.865    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[24]_i_2_n_0
    SLICE_X66Y176        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.875 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.007     1.882    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X66Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.098     1.270    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.047     1.223    
                         clock uncertainty            0.217     1.440    
    SLICE_X66Y176        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.486    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.338ns (44.591%)  route 0.420ns (55.409%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.690ns (routing 0.096ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.404ns, distribution 0.710ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.690     1.141    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y34         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y34         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.244     1.385 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[6]
                         net (fo=2, routed)           0.147     1.532    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[235]
    SLICE_X70Y176        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.033     1.565 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[11]_i_65/O
                         net (fo=1, routed)           0.064     1.629    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg46_out[11]
    SLICE_X70Y177        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.643 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[11]_i_35/O
                         net (fo=1, routed)           0.009     1.652    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[11]_i_35_n_0
    SLICE_X70Y177        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.010     1.662 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[11]_i_15/O
                         net (fo=1, routed)           0.000     1.662    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[11]_i_15_n_0
    SLICE_X70Y177        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.012     1.674 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[11]_i_5/O
                         net (fo=1, routed)           0.182     1.856    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[11]_i_5_n_0
    SLICE_X67Y179        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.871 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[11]_i_2/O
                         net (fo=1, routed)           0.011     1.882    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[11]_i_2_n_0
    SLICE_X67Y179        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.010     1.892 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.007     1.899    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X67Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.114     1.286    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.047     1.239    
                         clock uncertainty            0.217     1.456    
    SLICE_X67Y179        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.502    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.343ns (45.491%)  route 0.411ns (54.509%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.694ns (routing 0.096ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.404ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.694     1.145    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.247     1.392 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[2]
                         net (fo=2, routed)           0.068     1.460    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[285]
    SLICE_X70Y175        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     1.496 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[29]_i_63/O
                         net (fo=1, routed)           0.188     1.684    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/slv_reg47_out[29]
    SLICE_X70Y174        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     1.698 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[29]_i_33/O
                         net (fo=1, routed)           0.009     1.707    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[29]_i_33_n_0
    SLICE_X70Y174        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.010     1.717 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[29]_i_17/O
                         net (fo=1, routed)           0.000     1.717    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[29]_i_17_n_0
    SLICE_X70Y174        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.012     1.729 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[29]_i_5/O
                         net (fo=1, routed)           0.132     1.861    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[29]_i_5_n_0
    SLICE_X66Y175        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.875 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.007     1.882    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[29]_i_2_n_0
    SLICE_X66Y175        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.892 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.007     1.899    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X66Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.098     1.270    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.047     1.223    
                         clock uncertainty            0.217     1.440    
    SLICE_X66Y175        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.486    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_101_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.280ns  (logic 1.303ns (39.726%)  route 1.977ns (60.274%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 6.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.366ns (routing 0.171ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.589ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.366     6.774    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[1])
                                                      0.902     7.676 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTPADOUTP[1]
                         net (fo=2, routed)           0.610     8.286    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[17]
    SLICE_X78Y198        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     8.356 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[17]_i_69/O
                         net (fo=1, routed)           0.383     8.739    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[17]
    SLICE_X72Y193        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     8.888 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[17]_i_43/O
                         net (fo=1, routed)           0.009     8.897    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[17]_i_43_n_0
    SLICE_X72Y193        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     8.954 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[17]_i_19/O
                         net (fo=1, routed)           0.000     8.954    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[17]_i_19_n_0
    SLICE_X72Y193        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     8.980 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[17]_i_7/O
                         net (fo=1, routed)           0.935     9.915    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[17]_1
    SLICE_X60Y178        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     9.951 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.009     9.960    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[17]_i_2_n_0
    SLICE_X60Y178        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063    10.023 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.031    10.054    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X60Y178        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.465    11.633    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y178        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.065    11.698    
                         clock uncertainty           -0.217    11.481    
    SLICE_X60Y178        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.506    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.218ns  (logic 1.450ns (45.059%)  route 1.768ns (54.941%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 6.673 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.265ns (routing 0.171ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.589ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.265     6.673    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y43         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.939     7.612 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[1]
                         net (fo=2, routed)           0.493     8.105    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/bram_decoder_in_block_A[19]
    SLICE_X72Y197        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     8.195 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/axi_rdata[19]_i_72/O
                         net (fo=1, routed)           0.159     8.354    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg12_out[19]
    SLICE_X73Y197        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150     8.504 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[19]_i_43/O
                         net (fo=1, routed)           0.011     8.515    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[19]_i_43_n_0
    SLICE_X73Y197        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     8.573 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[19]_i_19/O
                         net (fo=1, routed)           0.000     8.573    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[19]_i_19_n_0
    SLICE_X73Y197        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     8.601 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[19]_i_7/O
                         net (fo=1, routed)           1.065     9.666    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[19]_1
    SLICE_X60Y179        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122     9.788 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           0.009     9.797    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[19]_i_2_n_0
    SLICE_X60Y179        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     9.860 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.031     9.891    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X60Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.465    11.633    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.065    11.698    
                         clock uncertainty           -0.217    11.481    
    SLICE_X60Y179        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.506    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.096ns  (logic 1.327ns (42.862%)  route 1.769ns (57.138%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 11.651 - 10.000 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 6.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.366ns (routing 0.171ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.589ns, distribution 0.894ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.366     6.774    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.913     7.687 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=2, routed)           0.424     8.111    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[5]
    SLICE_X83Y198        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     8.183 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[5]_i_69/O
                         net (fo=1, routed)           0.462     8.645    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[5]
    SLICE_X73Y188        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.745 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[5]_i_43/O
                         net (fo=1, routed)           0.011     8.756    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[5]_i_43_n_0
    SLICE_X73Y188        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     8.814 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[5]_i_19/O
                         net (fo=1, routed)           0.000     8.814    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[5]_i_19_n_0
    SLICE_X73Y188        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     8.842 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[5]_i_7/O
                         net (fo=1, routed)           0.818     9.660    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[5]_1
    SLICE_X64Y179        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     9.748 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.023     9.771    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[5]_i_2_n_0
    SLICE_X64Y179        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.068     9.839 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.031     9.870    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X64Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.483    11.651    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.065    11.716    
                         clock uncertainty           -0.217    11.499    
    SLICE_X64Y179        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.524    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.072ns  (logic 1.353ns (44.043%)  route 1.719ns (55.957%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 11.628 - 10.000 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 6.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.366ns (routing 0.171ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.589ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.366     6.774    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      0.893     7.667 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[15]
                         net (fo=2, routed)           0.528     8.195    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[16]
    SLICE_X74Y200        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     8.338 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[16]_i_69/O
                         net (fo=1, routed)           0.184     8.522    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[16]
    SLICE_X74Y198        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     8.647 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[16]_i_43/O
                         net (fo=1, routed)           0.011     8.658    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[16]_i_43_n_0
    SLICE_X74Y198        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     8.716 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[16]_i_19/O
                         net (fo=1, routed)           0.000     8.716    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[16]_i_19_n_0
    SLICE_X74Y198        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     8.744 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[16]_i_7/O
                         net (fo=1, routed)           0.939     9.683    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[16]_1
    SLICE_X61Y179        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     9.720 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[16]_i_2/O
                         net (fo=1, routed)           0.025     9.745    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[16]_i_2_n_0
    SLICE_X61Y179        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     9.814 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.032     9.846    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X61Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.460    11.628    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.065    11.693    
                         clock uncertainty           -0.217    11.476    
    SLICE_X61Y179        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.501    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         11.501    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.027ns  (logic 1.461ns (48.266%)  route 1.566ns (51.734%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 11.661 - 10.000 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 6.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.366ns (routing 0.171ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.589ns, distribution 0.904ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.366     6.774    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.981     7.755 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[0]
                         net (fo=2, routed)           0.339     8.094    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[0]
    SLICE_X88Y191        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     8.197 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[0]_i_73/O
                         net (fo=1, routed)           0.515     8.712    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[0]
    SLICE_X71Y186        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.812 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[0]_i_43/O
                         net (fo=1, routed)           0.011     8.823    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[0]_i_43_n_0
    SLICE_X71Y186        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     8.881 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[0]_i_19/O
                         net (fo=1, routed)           0.000     8.881    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/axi_rdata[0]_i_2_0
    SLICE_X71Y186        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     8.909 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/axi_rdata_reg[0]_i_7/O
                         net (fo=1, routed)           0.644     9.553    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_1
    SLICE_X64Y174        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     9.675 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.025     9.700    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[0]_i_2_n_0
    SLICE_X64Y174        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     9.769 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.032     9.801    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X64Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.493    11.661    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.065    11.726    
                         clock uncertainty           -0.217    11.509    
    SLICE_X64Y174        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.534    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.181ns  (logic 1.375ns (43.225%)  route 1.806ns (56.775%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 11.672 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 6.673 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.265ns (routing 0.171ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.589ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.265     6.673    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y43         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.981     7.654 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[0]
                         net (fo=2, routed)           0.514     8.168    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/bram_decoder_in_block_A[18]
    SLICE_X72Y204        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     8.272 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/axi_rdata[18]_i_72/O
                         net (fo=1, routed)           0.346     8.618    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg12_out[18]
    SLICE_X72Y197        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     8.668 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[18]_i_43/O
                         net (fo=1, routed)           0.009     8.677    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[18]_i_43_n_0
    SLICE_X72Y197        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     8.734 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[18]_i_19/O
                         net (fo=1, routed)           0.000     8.734    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[18]_i_19_n_0
    SLICE_X72Y197        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     8.760 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[18]_i_7/O
                         net (fo=1, routed)           0.880     9.640    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[18]_1
    SLICE_X61Y180        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     9.728 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.025     9.753    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[18]_i_2_n_0
    SLICE_X61Y180        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     9.822 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.032     9.854    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X61Y180        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.504    11.672    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y180        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.113    11.785    
                         clock uncertainty           -0.217    11.568    
    SLICE_X61Y180        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.593    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.979ns  (logic 1.252ns (42.028%)  route 1.727ns (57.972%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 6.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.366ns (routing 0.171ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.589ns, distribution 0.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.366     6.774    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     7.662 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[8]
                         net (fo=2, routed)           0.317     7.979    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[9]
    SLICE_X94Y193        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     8.051 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[9]_i_69/O
                         net (fo=1, routed)           0.558     8.609    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[9]
    SLICE_X73Y190        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     8.662 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[9]_i_43/O
                         net (fo=1, routed)           0.011     8.673    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[9]_i_43_n_0
    SLICE_X73Y190        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     8.731 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[9]_i_19/O
                         net (fo=1, routed)           0.000     8.731    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[9]_i_19_n_0
    SLICE_X73Y190        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     8.759 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[9]_i_7/O
                         net (fo=1, routed)           0.802     9.561    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[9]_1
    SLICE_X65Y176        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     9.651 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.009     9.660    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[9]_i_2_n_0
    SLICE_X65Y176        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     9.723 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.030     9.753    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X65Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.482    11.650    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.065    11.715    
                         clock uncertainty           -0.217    11.498    
    SLICE_X65Y176        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.523    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.960ns  (logic 1.275ns (43.074%)  route 1.685ns (56.926%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 6.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.366ns (routing 0.171ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.589ns, distribution 0.883ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.366     6.774    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.915     7.689 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[6]
                         net (fo=2, routed)           0.495     8.184    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[6]
    SLICE_X82Y194        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     8.234 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[6]_i_69/O
                         net (fo=1, routed)           0.330     8.564    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[6]
    SLICE_X73Y186        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     8.689 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[6]_i_43/O
                         net (fo=1, routed)           0.011     8.700    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[6]_i_43_n_0
    SLICE_X73Y186        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     8.758 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     8.758    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[6]_i_19_n_0
    SLICE_X73Y186        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     8.786 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[6]_i_7/O
                         net (fo=1, routed)           0.810     9.596    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[6]_1
    SLICE_X65Y175        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     9.632 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.009     9.641    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[6]_i_2_n_0
    SLICE_X65Y175        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     9.704 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.030     9.734    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X65Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.472    11.640    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.065    11.705    
                         clock uncertainty           -0.217    11.488    
    SLICE_X65Y175        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.513    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.513    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.954ns  (logic 1.300ns (44.008%)  route 1.654ns (55.992%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 11.651 - 10.000 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 6.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.366ns (routing 0.171ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.589ns, distribution 0.894ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.366     6.774    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[14])
                                                      0.891     7.665 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[14]
                         net (fo=2, routed)           0.507     8.172    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[15]
    SLICE_X79Y194        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     8.244 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[15]_i_69/O
                         net (fo=1, routed)           0.261     8.505    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[15]
    SLICE_X76Y192        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     8.654 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[15]_i_43/O
                         net (fo=1, routed)           0.009     8.663    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[15]_i_43_n_0
    SLICE_X76Y192        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     8.720 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[15]_i_19/O
                         net (fo=1, routed)           0.000     8.720    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[15]_i_19_n_0
    SLICE_X76Y192        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     8.746 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[15]_i_7/O
                         net (fo=1, routed)           0.831     9.577    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[15]_1
    SLICE_X64Y179        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     9.616 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[15]_i_2/O
                         net (fo=1, routed)           0.014     9.630    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[15]_i_2_n_0
    SLICE_X64Y179        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     9.696 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.032     9.728    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X64Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.483    11.651    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.065    11.716    
                         clock uncertainty           -0.217    11.499    
    SLICE_X64Y179        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.524    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.915ns  (logic 1.352ns (46.381%)  route 1.563ns (53.619%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.774ns = ( 6.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.366ns (routing 0.171ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.589ns, distribution 0.883ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.366     6.774    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.939     7.713 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[1]
                         net (fo=2, routed)           0.476     8.189    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[1]
    SLICE_X92Y190        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     8.322 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[1]_i_72/O
                         net (fo=1, routed)           0.381     8.703    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[1]
    SLICE_X72Y186        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     8.738 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[1]_i_43/O
                         net (fo=1, routed)           0.009     8.747    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[1]_i_43_n_0
    SLICE_X72Y186        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     8.804 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     8.804    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[1]_i_19_n_0
    SLICE_X72Y186        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     8.830 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[1]_i_7/O
                         net (fo=1, routed)           0.657     9.487    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_1
    SLICE_X65Y175        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     9.586 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.009     9.595    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[1]_i_2_n_0
    SLICE_X65Y175        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     9.658 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.031     9.689    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X65Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.472    11.640    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.065    11.705    
                         clock uncertainty           -0.217    11.488    
    SLICE_X65Y175        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.513    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.513    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  1.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.320ns (43.127%)  route 0.422ns (56.873%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.404ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.689     1.143    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.238     1.381 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[8]
                         net (fo=2, routed)           0.104     1.485    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/bram_decoder_in_block_C[25]
    SLICE_X70Y197        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.507 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/axi_rdata[25]_i_68/O
                         net (fo=1, routed)           0.124     1.631    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg14_out[25]
    SLICE_X68Y195        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.645 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[25]_i_41/O
                         net (fo=1, routed)           0.007     1.652    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[25]_i_41_n_0
    SLICE_X68Y195        MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.010     1.662 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[25]_i_21/O
                         net (fo=1, routed)           0.000     1.662    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[25]_i_21_n_0
    SLICE_X68Y195        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.011     1.673 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[25]_i_7/O
                         net (fo=1, routed)           0.172     1.845    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[25]_1
    SLICE_X68Y175        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.860 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           0.008     1.868    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[25]_i_2_n_0
    SLICE_X68Y175        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.010     1.878 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.007     1.885    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X68Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.110     1.282    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.047     1.235    
                         clock uncertainty            0.217     1.452    
    SLICE_X68Y175        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.498    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.390ns (50.258%)  route 0.386ns (49.742%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.404ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.689     1.143    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.239     1.382 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[11]
                         net (fo=2, routed)           0.064     1.446    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[28]
    SLICE_X69Y199        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.038     1.484 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[28]_i_67/O
                         net (fo=1, routed)           0.086     1.570    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[28]
    SLICE_X69Y199        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.041     1.611 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[28]_i_41/O
                         net (fo=1, routed)           0.008     1.619    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[28]_i_41_n_0
    SLICE_X69Y199        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     1.629 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[28]_i_21/O
                         net (fo=1, routed)           0.000     1.629    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[28]_i_21_n_0
    SLICE_X69Y199        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.011     1.640 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[28]_i_7/O
                         net (fo=1, routed)           0.214     1.854    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[28]_1
    SLICE_X66Y174        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     1.895 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[28]_i_2/O
                         net (fo=1, routed)           0.007     1.902    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[28]_i_2_n_0
    SLICE_X66Y174        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.007     1.919    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X66Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.098     1.270    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.047     1.223    
                         clock uncertainty            0.217     1.440    
    SLICE_X66Y174        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.486    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.403ns (50.249%)  route 0.399ns (49.751%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.404ns, distribution 0.751ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.689     1.143    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.247     1.390 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[2]
                         net (fo=2, routed)           0.096     1.486    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[20]
    SLICE_X71Y195        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     1.508 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[20]_i_69/O
                         net (fo=1, routed)           0.073     1.581    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[20]
    SLICE_X71Y197        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.051     1.632 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[20]_i_43/O
                         net (fo=1, routed)           0.009     1.641    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[20]_i_43_n_0
    SLICE_X71Y197        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.010     1.651 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[20]_i_19/O
                         net (fo=1, routed)           0.000     1.651    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[20]_i_19_n_0
    SLICE_X71Y197        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.012     1.663 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[20]_i_7/O
                         net (fo=1, routed)           0.198     1.861    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[20]_1
    SLICE_X74Y188        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.050     1.911 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.016     1.927    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[20]_i_2_n_0
    SLICE_X74Y188        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.938 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.007     1.945    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X74Y188        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.155     1.327    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X74Y188        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.083     1.244    
                         clock uncertainty            0.217     1.461    
    SLICE_X74Y188        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.507    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.330ns (41.878%)  route 0.458ns (58.122%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.404ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.689     1.143    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[14])
                                                      0.220     1.363 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[14]
                         net (fo=2, routed)           0.116     1.479    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/bram_decoder_in_block_C[31]
    SLICE_X67Y199        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     1.519 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/axi_rdata[31]_i_69/O
                         net (fo=1, routed)           0.078     1.597    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg14_out[31]
    SLICE_X67Y199        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     1.620 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[31]_i_42/O
                         net (fo=1, routed)           0.009     1.629    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[31]_i_42_n_0
    SLICE_X67Y199        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.010     1.639 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[31]_i_22/O
                         net (fo=1, routed)           0.000     1.639    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[31]_i_22_n_0
    SLICE_X67Y199        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.012     1.651 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[31]_i_8/O
                         net (fo=1, routed)           0.241     1.892    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[31]_2
    SLICE_X66Y176        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.907 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[31]_i_3/O
                         net (fo=1, routed)           0.007     1.914    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[31]_i_3_n_0
    SLICE_X66Y176        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.010     1.924 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.007     1.931    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X66Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.098     1.270    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.047     1.223    
                         clock uncertainty            0.217     1.440    
    SLICE_X66Y176        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.486    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.372ns (45.813%)  route 0.440ns (54.187%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.404ns, distribution 0.701ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.689     1.143    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[10])
                                                      0.232     1.375 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[10]
                         net (fo=2, routed)           0.153     1.528    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/bram_decoder_in_block_C[27]
    SLICE_X67Y196        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.551 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/axi_rdata[27]_i_68/O
                         net (fo=1, routed)           0.051     1.602    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg14_out[27]
    SLICE_X67Y195        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.035     1.637 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[27]_i_41/O
                         net (fo=1, routed)           0.009     1.646    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[27]_i_41_n_0
    SLICE_X67Y195        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.010     1.656 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[27]_i_21/O
                         net (fo=1, routed)           0.000     1.656    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[27]_i_21_n_0
    SLICE_X67Y195        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.012     1.668 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[27]_i_7/O
                         net (fo=1, routed)           0.213     1.881    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[27]_1
    SLICE_X68Y172        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     1.931 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[27]_i_2/O
                         net (fo=1, routed)           0.007     1.938    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[27]_i_2_n_0
    SLICE_X68Y172        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.948 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.007     1.955    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X68Y172        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.105     1.277    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y172        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.047     1.230    
                         clock uncertainty            0.217     1.447    
    SLICE_X68Y172        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.493    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.387ns (46.514%)  route 0.445ns (53.486%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.404ns, distribution 0.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.689     1.143    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[9])
                                                      0.236     1.379 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[9]
                         net (fo=2, routed)           0.066     1.445    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[26]
    SLICE_X69Y198        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.047     1.492 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[26]_i_67/O
                         net (fo=1, routed)           0.120     1.612    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[26]
    SLICE_X69Y196        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     1.662 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[26]_i_41/O
                         net (fo=1, routed)           0.007     1.669    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[26]_i_41_n_0
    SLICE_X69Y196        MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.010     1.679 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[26]_i_21/O
                         net (fo=1, routed)           0.000     1.679    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[26]_i_21_n_0
    SLICE_X69Y196        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.011     1.690 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[26]_i_7/O
                         net (fo=1, routed)           0.237     1.927    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[26]_1
    SLICE_X69Y178        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     1.950 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[26]_i_2/O
                         net (fo=1, routed)           0.008     1.958    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[26]_i_2_n_0
    SLICE_X69Y178        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.010     1.968 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.007     1.975    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X69Y178        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.113     1.285    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y178        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.047     1.238    
                         clock uncertainty            0.217     1.455    
    SLICE_X69Y178        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.501    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.421ns (50.845%)  route 0.407ns (49.155%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.404ns, distribution 0.698ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.689     1.143    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[13])
                                                      0.241     1.384 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[13]
                         net (fo=2, routed)           0.092     1.476    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[30]
    SLICE_X68Y199        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.058     1.534 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[30]_i_67/O
                         net (fo=1, routed)           0.090     1.624    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[30]
    SLICE_X66Y198        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.665 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[30]_i_41/O
                         net (fo=1, routed)           0.007     1.672    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[30]_i_41_n_0
    SLICE_X66Y198        MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.010     1.682 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[30]_i_21/O
                         net (fo=1, routed)           0.000     1.682    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[30]_i_21_n_0
    SLICE_X66Y198        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.011     1.693 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[30]_i_7/O
                         net (fo=1, routed)           0.202     1.895    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[30]_1
    SLICE_X66Y177        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.050     1.945 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           0.009     1.954    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[30]_i_2_n_0
    SLICE_X66Y177        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.010     1.964 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.007     1.971    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X66Y177        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.102     1.274    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y177        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.047     1.227    
                         clock uncertainty            0.217     1.444    
    SLICE_X66Y177        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.490    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.330ns (38.106%)  route 0.536ns (61.894%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.694ns (routing 0.096ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.404ns, distribution 0.707ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.694     1.148    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[7])
                                                      0.229     1.377 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[7]
                         net (fo=2, routed)           0.190     1.567    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/bram_decoder_in_block_C[7]
    SLICE_X73Y186        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.033     1.600 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/axi_rdata[7]_i_70/O
                         net (fo=1, routed)           0.064     1.664    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg14_out[7]
    SLICE_X73Y187        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.678 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[7]_i_43/O
                         net (fo=1, routed)           0.009     1.687    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[7]_i_43_n_0
    SLICE_X73Y187        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.010     1.697 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[7]_i_19/O
                         net (fo=1, routed)           0.000     1.697    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[7]_i_19_n_0
    SLICE_X73Y187        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.012     1.709 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[7]_i_7/O
                         net (fo=1, routed)           0.259     1.968    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[7]_1
    SLICE_X68Y173        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     1.990 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.007     1.997    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[7]_i_2_n_0
    SLICE_X68Y173        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     2.007 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.007     2.014    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X68Y173        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.111     1.283    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y173        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.047     1.236    
                         clock uncertainty            0.217     1.453    
    SLICE_X68Y173        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.499    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.357ns (39.535%)  route 0.546ns (60.465%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.679ns (routing 0.096ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.404ns, distribution 0.707ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.679     1.133    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.217     1.350 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=2, routed)           0.204     1.554    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/bram_decoder_in_block_A[3]
    SLICE_X71Y190        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     1.577 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/axi_rdata[3]_i_72/O
                         net (fo=1, routed)           0.133     1.710    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg12_out[3]
    SLICE_X72Y187        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     1.745 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[3]_i_43/O
                         net (fo=1, routed)           0.008     1.753    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[3]_i_43_n_0
    SLICE_X72Y187        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     1.763 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     1.763    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[3]_i_19_n_0
    SLICE_X72Y187        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.011     1.774 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[3]_i_7/O
                         net (fo=1, routed)           0.178     1.952    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[3]_1
    SLICE_X67Y175        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.050     2.002 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.016     2.018    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[3]_i_2_n_0
    SLICE_X67Y175        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     2.029 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.007     2.036    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X67Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.111     1.283    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y175        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.047     1.236    
                         clock uncertainty            0.217     1.453    
    SLICE_X67Y175        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.499    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.426ns (48.190%)  route 0.458ns (51.810%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.404ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.689     1.143    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.244     1.387 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[6]
                         net (fo=2, routed)           0.113     1.500    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/bram_decoder_in_block_D[24]
    SLICE_X70Y194        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.049     1.549 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[24]_i_67/O
                         net (fo=1, routed)           0.073     1.622    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/slv_reg15_out[24]
    SLICE_X70Y196        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.051     1.673 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[24]_i_41/O
                         net (fo=1, routed)           0.009     1.682    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata[24]_i_41_n_0
    SLICE_X70Y196        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.010     1.692 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[24]_i_21/O
                         net (fo=1, routed)           0.000     1.692    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[24]_i_21_n_0
    SLICE_X70Y196        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.012     1.704 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/axi_rdata_reg[24]_i_7/O
                         net (fo=1, routed)           0.249     1.953    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[24]_1
    SLICE_X66Y176        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     2.003 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.007     2.010    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata[24]_i_2_n_0
    SLICE_X66Y176        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     2.020 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.007     2.027    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X66Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.098     1.270    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.047     1.223    
                         clock uncertainty            0.217     1.440    
    SLICE_X66Y176        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.486    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out1_design_101_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.169ns (3.027%)  route 5.414ns (96.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.843ns (routing 0.654ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.843     2.051    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.130 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__0/Q
                         net (fo=47, routed)          1.589     3.719    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_80
    SLICE_X68Y168        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     3.809 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_1/O
                         net (fo=42, routed)          3.825     7.634    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y46         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.057    11.872    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.124    11.996    
                         clock uncertainty           -0.158    11.837    
    RAMB36_X2Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.495    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 0.176ns (3.166%)  route 5.383ns (96.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 11.873 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.816ns (routing 0.654ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.816     2.024    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y174        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.102 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/Q
                         net (fo=103, routed)         0.986     3.088    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X72Y165        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     3.186 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_8/O
                         net (fo=42, routed)          4.397     7.583    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y37         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.058    11.873    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.065    11.938    
                         clock uncertainty           -0.158    11.780    
    RAMB36_X2Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.277    11.503    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.176ns (3.250%)  route 5.239ns (96.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 11.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.816ns (routing 0.654ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.155ns, distribution 0.905ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.816     2.024    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y174        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.102 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/Q
                         net (fo=103, routed)         0.986     3.088    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X72Y165        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     3.186 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_8/O
                         net (fo=42, routed)          4.253     7.439    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y36         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.060    11.875    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.065    11.940    
                         clock uncertainty           -0.158    11.782    
    RAMB36_X2Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.277    11.505    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.169ns (3.189%)  route 5.130ns (96.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 11.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.843ns (routing 0.654ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.843     2.051    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.130 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__0/Q
                         net (fo=47, routed)          1.589     3.719    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_80
    SLICE_X68Y168        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     3.809 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_1/O
                         net (fo=42, routed)          3.541     7.350    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y45         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.059    11.874    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y45         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.124    11.998    
                         clock uncertainty           -0.158    11.839    
    RAMB36_X2Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.497    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.144ns (2.858%)  route 4.894ns (97.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 11.971 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.816ns (routing 0.654ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.155ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.816     2.024    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y174        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.102 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/Q
                         net (fo=103, routed)         0.634     2.736    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X70Y165        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.802 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_7/O
                         net (fo=42, routed)          4.260     7.062    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y31         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.156    11.971    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y31         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.065    12.036    
                         clock uncertainty           -0.158    11.878    
    RAMB36_X3Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.276    11.602    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.144ns (2.883%)  route 4.850ns (97.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 11.965 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.816ns (routing 0.654ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.155ns, distribution 0.995ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.816     2.024    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y174        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.102 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/Q
                         net (fo=103, routed)         0.634     2.736    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X70Y165        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.802 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_7/O
                         net (fo=42, routed)          4.216     7.018    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y30         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.150    11.965    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y30         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.065    12.030    
                         clock uncertainty           -0.158    11.872    
    RAMB36_X3Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.276    11.596    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.130ns (2.669%)  route 4.740ns (97.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.843ns (routing 0.654ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.843     2.051    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.130 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__0/Q
                         net (fo=47, routed)          1.812     3.942    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y169        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.993 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_3/O
                         net (fo=42, routed)          2.928     6.921    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y46         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.057    11.872    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.124    11.996    
                         clock uncertainty           -0.158    11.837    
    RAMB36_X2Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.550    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.144ns (2.927%)  route 4.775ns (97.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 11.977 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.816ns (routing 0.654ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.155ns, distribution 1.007ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.816     2.024    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y174        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.102 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/Q
                         net (fo=103, routed)         0.634     2.736    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X70Y165        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.802 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_7/O
                         net (fo=42, routed)          4.141     6.943    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.162    11.977    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.065    12.042    
                         clock uncertainty           -0.158    11.884    
    RAMB36_X3Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.276    11.608    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.144ns (2.981%)  route 4.686ns (97.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 11.981 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.816ns (routing 0.654ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.155ns, distribution 1.011ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.816     2.024    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y174        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.102 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/Q
                         net (fo=103, routed)         0.634     2.736    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X70Y165        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.802 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_7/O
                         net (fo=42, routed)          4.052     6.854    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.166    11.981    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.065    12.046    
                         clock uncertainty           -0.158    11.888    
    RAMB36_X3Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.276    11.612    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.166ns (3.561%)  route 4.495ns (96.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 11.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.816ns (routing 0.654ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.816     2.024    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y174        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.102 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__4/Q
                         net (fo=103, routed)         0.788     2.890    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y167        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     2.978 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_14/O
                         net (fo=42, routed)          3.707     6.685    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y45         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.059    11.874    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y45         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.065    11.939    
                         clock uncertainty           -0.158    11.781    
    RAMB36_X2Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.338    11.443    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  4.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.098ns (47.573%)  route 0.108ns (52.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.980ns (routing 0.357ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.108ns, distribution 0.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.980     1.119    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[9]/Q
                         net (fo=2, routed)           0.036     1.194    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_91[9]
    SLICE_X69Y179        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     1.253 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/i___256/O
                         net (fo=1, routed)           0.072     1.325    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y36         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.839     1.003    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047     0.956    
                         clock uncertainty            0.158     1.114    
    RAMB36_X2Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.005     1.109    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.061ns (29.756%)  route 0.144ns (70.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.984ns (routing 0.357ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.108ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.984     1.123    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y174        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y174        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.162 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[29]/Q
                         net (fo=2, routed)           0.075     1.237    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_91[29]
    SLICE_X69Y175        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.259 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/i___276/O
                         net (fo=1, routed)           0.069     1.328    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y35         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.841     1.005    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047     0.958    
                         clock uncertainty            0.158     1.116    
    RAMB36_X2Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.005     1.111    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.062ns (27.928%)  route 0.160ns (72.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.981ns (routing 0.357ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.108ns, distribution 0.727ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.981     1.120    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y165        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y165        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.159 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/Q
                         net (fo=2, routed)           0.033     1.192    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X70Y165        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     1.215 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_10/O
                         net (fo=42, routed)          0.127     1.342    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.835     0.999    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y33         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047     0.952    
                         clock uncertainty            0.158     1.110    
    RAMB36_X2Y33         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                      0.006     1.116    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.062ns (27.803%)  route 0.161ns (72.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.981ns (routing 0.357ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.833ns (routing 0.108ns, distribution 0.725ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.981     1.120    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y165        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y165        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.159 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/Q
                         net (fo=2, routed)           0.033     1.192    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X70Y165        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     1.215 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_10/O
                         net (fo=42, routed)          0.128     1.343    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.833     0.997    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047     0.950    
                         clock uncertainty            0.158     1.108    
    RAMB36_X2Y32         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                      0.006     1.114    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.080ns (35.714%)  route 0.144ns (64.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.980ns (routing 0.357ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.108ns, distribution 0.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.980     1.119    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y179        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[13]/Q
                         net (fo=2, routed)           0.075     1.233    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_91[13]
    SLICE_X69Y180        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.274 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/i___260/O
                         net (fo=1, routed)           0.069     1.343    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y36         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.839     1.003    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047     0.956    
                         clock uncertainty            0.158     1.114    
    RAMB36_X2Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.005     1.109    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.082ns (34.454%)  route 0.156ns (65.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.984ns (routing 0.357ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.108ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.984     1.123    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y173        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y173        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.164 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg35_reg[31]/Q
                         net (fo=2, routed)           0.077     1.241    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_91[31]
    SLICE_X70Y175        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.041     1.282 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/i___278/O
                         net (fo=1, routed)           0.079     1.361    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y35         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.841     1.005    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047     0.958    
                         clock uncertainty            0.158     1.116    
    RAMB36_X2Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.005     1.111    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.062ns (24.031%)  route 0.196ns (75.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.981ns (routing 0.357ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.108ns, distribution 0.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.981     1.120    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y165        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y165        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.159 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/Q
                         net (fo=2, routed)           0.033     1.192    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X70Y165        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     1.215 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_10/O
                         net (fo=42, routed)          0.163     1.378    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y31         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.839     1.003    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y31         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047     0.956    
                         clock uncertainty            0.158     1.114    
    RAMB36_X2Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                      0.006     1.120    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.062ns (24.219%)  route 0.194ns (75.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.981ns (routing 0.357ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.108ns, distribution 0.729ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.981     1.120    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y165        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y165        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.159 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg24_reg[4]/Q
                         net (fo=2, routed)           0.033     1.192    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X70Y165        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     1.215 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/blk_mem_gen_0_i_10/O
                         net (fo=42, routed)          0.161     1.376    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y34         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.837     1.001    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y34         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047     0.954    
                         clock uncertainty            0.158     1.112    
    RAMB36_X2Y34         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                      0.006     1.118    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg34_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.086ns (35.102%)  route 0.159ns (64.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.983ns (routing 0.357ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.108ns, distribution 0.729ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.983     1.122    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg34_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y176        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.161 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg34_reg[12]/Q
                         net (fo=2, routed)           0.081     1.242    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_90[12]
    SLICE_X69Y173        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.047     1.289 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/i___227/O
                         net (fo=1, routed)           0.078     1.367    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y34         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.837     1.001    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y34         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047     0.954    
                         clock uncertainty            0.158     1.112    
    RAMB36_X2Y34         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.005     1.107    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg36_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.061ns (25.417%)  route 0.179ns (74.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.993ns (routing 0.357ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.108ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.993     1.132    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y176        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg36_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y176        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.169 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg36_reg[2]/Q
                         net (fo=2, routed)           0.060     1.229    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_92[2]
    SLICE_X70Y176        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.024     1.253 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/i___281/O
                         net (fo=1, routed)           0.119     1.372    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y35         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.841     1.005    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.047     0.958    
                         clock uncertainty            0.158     1.116    
    RAMB36_X2Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.005     1.111    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_101_clk_wiz_0_0
  To Clock:  clk_out1_design_101_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.922ns  (logic 0.967ns (33.094%)  route 1.955ns (66.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 11.852 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 6.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.263ns (routing 0.171ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.155ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.263     6.671    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.967     7.638 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=2, routed)           1.955     9.593    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[31]_36[0]
    SLICE_X79Y207        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.037    11.852    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/clk_1x
    SLICE_X79Y207        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[0]/C
                         clock pessimism             -0.447    11.405    
                         clock uncertainty           -0.188    11.217    
    SLICE_X79Y207        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.242    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.861ns  (logic 0.877ns (30.654%)  route 1.984ns (69.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 11.835 - 10.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 6.682 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.274ns (routing 0.171ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.155ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.274     6.682    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.877     7.559 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[8]
                         net (fo=2, routed)           1.984     9.543    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[31]_37[25]
    SLICE_X67Y197        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.020    11.835    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/clk_1x
    SLICE_X67Y197        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[25]/C
                         clock pessimism             -0.447    11.388    
                         clock uncertainty           -0.188    11.200    
    SLICE_X67Y197        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.225    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[25]
  -------------------------------------------------------------------
                         required time                         11.225    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.809ns  (logic 0.967ns (34.425%)  route 1.842ns (65.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 11.822 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 6.674 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.266ns (routing 0.171ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.155ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.266     6.674    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y43         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.967     7.641 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=2, routed)           1.842     9.483    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[31]_9[18]
    SLICE_X69Y215        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.007    11.822    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/clk_1x
    SLICE_X69Y215        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[18]/C
                         clock pessimism             -0.447    11.375    
                         clock uncertainty           -0.188    11.187    
    SLICE_X69Y215        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    11.212    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[18]
  -------------------------------------------------------------------
                         required time                         11.212    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.803ns  (logic 0.967ns (34.499%)  route 1.836ns (65.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 11.841 - 10.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 6.682 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.274ns (routing 0.171ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.155ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.274     6.682    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.967     7.649 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=2, routed)           1.836     9.485    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[31]_37[18]
    SLICE_X72Y203        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.026    11.841    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/clk_1x
    SLICE_X72Y203        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[18]/C
                         clock pessimism             -0.447    11.394    
                         clock uncertainty           -0.188    11.206    
    SLICE_X72Y203        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.231    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[18]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.811ns  (logic 0.900ns (32.017%)  route 1.911ns (67.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 11.841 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 6.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.263ns (routing 0.171ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.155ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.263     6.671    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.900     7.571 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[7]
                         net (fo=2, routed)           1.911     9.482    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[31]_36[7]
    SLICE_X76Y215        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.026    11.841    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/clk_1x
    SLICE_X76Y215        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[7]/C
                         clock pessimism             -0.447    11.394    
                         clock uncertainty           -0.188    11.206    
    SLICE_X76Y215        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.231    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[7]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBOutReg/DOUT_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.789ns  (logic 0.986ns (35.353%)  route 1.803ns (64.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 11.840 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 6.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.260ns (routing 0.171ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.155ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.260     6.668    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     7.556 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[8]
                         net (fo=2, routed)           1.539     9.095    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/bram_decoder_in_block_B[25]
    SLICE_X76Y206        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     9.193 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/DOUT[25]_i_1__0/O
                         net (fo=2, routed)           0.264     9.457    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBOutReg/DOUT_reg[31]_0[25]
    SLICE_X76Y206        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBOutReg/DOUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.025    11.840    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBOutReg/clk_1x
    SLICE_X76Y206        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBOutReg/DOUT_reg[25]/C
                         clock pessimism             -0.447    11.393    
                         clock uncertainty           -0.188    11.205    
    SLICE_X76Y206        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.230    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBOutReg/DOUT_reg[25]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBOutReg/DOUT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.791ns  (logic 1.031ns (36.940%)  route 1.760ns (63.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 11.835 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 6.656 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.155ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.248     6.656    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.922     7.578 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=2, routed)           1.516     9.094    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/bram_decoder_in_block_A[3]
    SLICE_X76Y208        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     9.203 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/DOUT[3]_i_1__0/O
                         net (fo=2, routed)           0.244     9.447    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBOutReg/DOUT_reg[31]_1[3]
    SLICE_X76Y208        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBOutReg/DOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.020    11.835    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBOutReg/clk_1x
    SLICE_X76Y208        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBOutReg/DOUT_reg[3]/C
                         clock pessimism             -0.447    11.388    
                         clock uncertainty           -0.188    11.200    
    SLICE_X76Y208        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    11.225    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBOutReg/DOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.225    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.742ns  (logic 0.967ns (35.266%)  route 1.775ns (64.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 11.852 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 6.657 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.249ns (routing 0.171ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.155ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.249     6.657    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.967     7.624 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=2, routed)           1.775     9.399    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[31]_9[0]
    SLICE_X79Y207        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.037    11.852    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/clk_1x
    SLICE_X79Y207        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[0]/C
                         clock pessimism             -0.447    11.405    
                         clock uncertainty           -0.188    11.217    
    SLICE_X79Y207        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.242    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.712ns  (logic 0.876ns (32.301%)  route 1.836ns (67.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 11.839 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 6.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.263ns (routing 0.171ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.155ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.263     6.671    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.876     7.547 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[10]
                         net (fo=2, routed)           1.836     9.383    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[31]_36[11]
    SLICE_X71Y206        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.024    11.839    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/clk_1x
    SLICE_X71Y206        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[11]/C
                         clock pessimism             -0.447    11.392    
                         clock uncertainty           -0.188    11.204    
    SLICE_X71Y206        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    11.229    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[11]
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out2_design_101_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.647ns  (logic 0.884ns (33.396%)  route 1.763ns (66.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 11.831 - 10.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 6.682 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.274ns (routing 0.171ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.155ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     6.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.482     5.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     5.380    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.408 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.274     6.682    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.884     7.566 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[11]
                         net (fo=2, routed)           1.763     9.329    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[31]_37[28]
    SLICE_X69Y200        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.016    11.831    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/clk_1x
    SLICE_X69Y200        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[28]/C
                         clock pessimism             -0.447    11.384    
                         clock uncertainty           -0.188    11.196    
    SLICE_X69Y200        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    11.221    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[28]
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  1.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.230ns (62.842%)  route 0.136ns (37.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.108ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.748     1.202    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.230     1.432 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[3]
                         net (fo=2, routed)           0.136     1.568    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[31]_37[3]
    SLICE_X95Y198        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.817     0.981    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/clk_1x
    SLICE_X95Y198        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[3]/C
                         clock pessimism              0.309     1.290    
                         clock uncertainty            0.188     1.478    
    SLICE_X95Y198        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.524    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.224ns (60.377%)  route 0.147ns (39.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.108ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.748     1.202    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.224     1.426 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=2, routed)           0.147     1.573    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[31]_37[1]
    SLICE_X95Y199        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.817     0.981    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/clk_1x
    SLICE_X95Y199        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[1]/C
                         clock pessimism              0.309     1.290    
                         clock uncertainty            0.188     1.478    
    SLICE_X95Y199        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.525    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DOUT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.224ns (61.202%)  route 0.142ns (38.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.690ns (routing 0.096ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.749ns (routing 0.108ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.690     1.144    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.224     1.368 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=2, routed)           0.142     1.510    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DOUT_reg[31]_43[19]
    SLICE_X69Y208        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DOUT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.749     0.913    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/clk_1x
    SLICE_X69Y208        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DOUT_reg[19]/C
                         clock pessimism              0.309     1.222    
                         clock uncertainty            0.188     1.410    
    SLICE_X69Y208        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.456    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DOUT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (58.961%)  route 0.158ns (41.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.686ns (routing 0.096ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.686     1.140    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.227     1.367 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[14]
                         net (fo=2, routed)           0.158     1.525    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[31]_36[15]
    SLICE_X71Y212        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.759     0.923    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/clk_1x
    SLICE_X71Y212        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[15]/C
                         clock pessimism              0.309     1.232    
                         clock uncertainty            0.188     1.420    
    SLICE_X71Y212        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.467    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.183%)  route 0.133ns (34.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.684ns (routing 0.096ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.108ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.684     1.138    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y43         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[13])
                                                      0.249     1.387 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[13]
                         net (fo=2, routed)           0.133     1.520    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[31]_9[30]
    SLICE_X69Y219        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.747     0.911    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/clk_1x
    SLICE_X69Y219        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[30]/C
                         clock pessimism              0.309     1.220    
                         clock uncertainty            0.188     1.408    
    SLICE_X69Y219        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.455    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.239ns (60.506%)  route 0.156ns (39.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.108ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.748     1.202    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.239     1.441 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[7]
                         net (fo=2, routed)           0.156     1.597    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[31]_37[7]
    SLICE_X96Y202        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.821     0.985    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/clk_1x
    SLICE_X96Y202        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[7]/C
                         clock pessimism              0.309     1.294    
                         clock uncertainty            0.188     1.482    
    SLICE_X96Y202        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.529    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.243ns (61.675%)  route 0.151ns (38.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.108ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.748     1.202    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.243     1.445 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[8]
                         net (fo=2, routed)           0.151     1.596    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[31]_37[9]
    SLICE_X95Y198        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.817     0.981    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/clk_1x
    SLICE_X95Y198        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[9]/C
                         clock pessimism              0.309     1.290    
                         clock uncertainty            0.188     1.478    
    SLICE_X95Y198        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.525    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/DOUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.224ns (57.143%)  route 0.168ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.687     1.141    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.224     1.365 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=2, routed)           0.168     1.533    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[31]_36[19]
    SLICE_X67Y219        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.751     0.915    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/clk_1x
    SLICE_X67Y219        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[19]/C
                         clock pessimism              0.309     1.224    
                         clock uncertainty            0.188     1.412    
    SLICE_X67Y219        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.458    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDOutReg/DOUT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.235ns (59.494%)  route 0.160ns (40.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.684ns (routing 0.096ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.684     1.138    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y43         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.235     1.373 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=2, routed)           0.160     1.533    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[31]_9[23]
    SLICE_X67Y217        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.751     0.915    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/clk_1x
    SLICE_X67Y217        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[23]/C
                         clock pessimism              0.309     1.224    
                         clock uncertainty            0.188     1.412    
    SLICE_X67Y217        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.458    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/DOUT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DOUT_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out2_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.500%)  route 0.147ns (37.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.690ns (routing 0.096ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.108ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.437    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.454 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.690     1.144    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.245     1.389 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[6]
                         net (fo=2, routed)           0.147     1.536    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DOUT_reg[31]_43[24]
    SLICE_X69Y204        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DOUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.752     0.916    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/clk_1x
    SLICE_X69Y204        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DOUT_reg[24]/C
                         clock pessimism              0.309     1.225    
                         clock uncertainty            0.188     1.413    
    SLICE_X69Y204        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.460    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DOUT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out2_design_101_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.558ns (17.547%)  route 2.622ns (82.453%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.841ns (routing 0.654ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.841     2.049    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y184        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y184        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.127 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/Q
                         net (fo=144, routed)         0.689     2.816    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/gen_has_z_tready.reg1_a_tdata_reg[31]
    SLICE_X71Y205        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     2.939 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_738__0/O
                         net (fo=60, routed)          0.431     3.370    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/CTRL_Signal[15]
    SLICE_X68Y202        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.516 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/blk_mem_gen_0_i_433__1/O
                         net (fo=1, routed)           0.010     3.526    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_93__1_0
    SLICE_X68Y202        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     3.590 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_196__1/O
                         net (fo=1, routed)           0.411     4.001    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_196__1_n_0
    SLICE_X68Y202        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.098 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_93__1/O
                         net (fo=1, routed)           0.310     4.408    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/bram_C_porta_din[28]
    SLICE_X68Y204        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.458 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/blk_mem_gen_0_i_17__3/O
                         net (fo=1, routed)           0.771     5.229    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.124     6.988    
                         clock uncertainty           -0.153     6.835    
    RAMB36_X2Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[11])
                                                     -0.251     6.584    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.317ns (10.048%)  route 2.838ns (89.952%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.843ns (routing 0.654ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.843     2.051    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.130 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/Q
                         net (fo=136, routed)         0.754     2.884    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18
    SLICE_X94Y205        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.936 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_283/O
                         net (fo=96, routed)          0.904     3.840    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[31]
    SLICE_X70Y224        MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.069     3.909 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_307/O
                         net (fo=1, routed)           0.000     3.909    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_307_n_0
    SLICE_X70Y224        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.937 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_134/O
                         net (fo=1, routed)           0.433     4.370    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52
    SLICE_X69Y225        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     4.459 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/blk_mem_gen_0_i_63__0/O
                         net (fo=1, routed)           0.747     5.206    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.124     6.988    
                         clock uncertainty           -0.153     6.835    
    RAMB36_X2Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[9])
                                                     -0.244     6.591    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.297ns (9.516%)  route 2.824ns (90.484%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.843ns (routing 0.654ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.843     2.051    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.130 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/Q
                         net (fo=136, routed)         0.754     2.884    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18
    SLICE_X94Y205        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.936 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_283/O
                         net (fo=96, routed)          0.887     3.823    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/ctrl_signal[29]
    SLICE_X70Y226        MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.076     3.899 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_122/O
                         net (fo=1, routed)           0.443     4.342    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61
    SLICE_X69Y221        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     4.432 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/blk_mem_gen_0_i_58/O
                         net (fo=1, routed)           0.740     5.172    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.124     6.988    
                         clock uncertainty           -0.153     6.835    
    RAMB36_X2Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     6.565    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.279ns (8.852%)  route 2.873ns (91.148%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.843ns (routing 0.654ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.843     2.051    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.130 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/Q
                         net (fo=136, routed)         0.754     2.884    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18
    SLICE_X94Y205        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.936 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_283/O
                         net (fo=96, routed)          0.951     3.887    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[31]
    SLICE_X70Y223        MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.069     3.956 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_303/O
                         net (fo=1, routed)           0.000     3.956    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_303_n_0
    SLICE_X70Y223        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.984 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_132/O
                         net (fo=1, routed)           0.403     4.387    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54
    SLICE_X69Y225        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.438 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/blk_mem_gen_0_i_62__0/O
                         net (fo=1, routed)           0.765     5.203    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.124     6.988    
                         clock uncertainty           -0.153     6.835    
    RAMB36_X2Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.237     6.598    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.368ns (11.906%)  route 2.723ns (88.094%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.843ns (routing 0.654ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.843     2.051    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.130 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/Q
                         net (fo=136, routed)         0.754     2.884    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18
    SLICE_X94Y205        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.936 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_283/O
                         net (fo=96, routed)          0.892     3.828    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/ctrl_signal[29]
    SLICE_X69Y223        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.065     3.893 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/blk_mem_gen_0_i_292/O
                         net (fo=1, routed)           0.000     3.893    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29
    SLICE_X69Y223        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     3.919 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_126/O
                         net (fo=1, routed)           0.284     4.203    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60
    SLICE_X68Y224        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     4.349 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/blk_mem_gen_0_i_59__0/O
                         net (fo=1, routed)           0.793     5.142    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.124     6.988    
                         clock uncertainty           -0.153     6.835    
    RAMB36_X2Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[13])
                                                     -0.258     6.577    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.577    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.352ns (11.466%)  route 2.718ns (88.534%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.843ns (routing 0.654ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.843     2.051    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.130 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/Q
                         net (fo=136, routed)         0.754     2.884    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18
    SLICE_X94Y205        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.936 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_283/O
                         net (fo=96, routed)          0.890     3.826    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[31]
    SLICE_X70Y227        MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.069     3.895 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_299/O
                         net (fo=1, routed)           0.000     3.895    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_299_n_0
    SLICE_X70Y227        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.923 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_130/O
                         net (fo=1, routed)           0.348     4.271    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56
    SLICE_X69Y228        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.395 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/blk_mem_gen_0_i_61__0/O
                         net (fo=1, routed)           0.726     5.121    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.124     6.988    
                         clock uncertainty           -0.153     6.835    
    RAMB36_X2Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[11])
                                                     -0.266     6.569    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.569    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.533ns (17.464%)  route 2.519ns (82.536%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.841ns (routing 0.654ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.841     2.049    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y184        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y184        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.127 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/Q
                         net (fo=144, routed)         0.689     2.816    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/gen_has_z_tready.reg1_a_tdata_reg[31]
    SLICE_X71Y205        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     2.939 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_738__0/O
                         net (fo=60, routed)          0.434     3.373    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/CTRL_Signal[15]
    SLICE_X68Y203        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     3.519 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_450__1/O
                         net (fo=1, routed)           0.009     3.528    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_450__1_n_0
    SLICE_X68Y203        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     3.591 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_205__1/O
                         net (fo=1, routed)           0.301     3.892    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_205__1_n_0
    SLICE_X68Y203        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     3.927 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_96__1/O
                         net (fo=1, routed)           0.237     4.164    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/bram_C_porta_din[25]
    SLICE_X67Y202        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.252 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/blk_mem_gen_0_i_20__3/O
                         net (fo=1, routed)           0.849     5.101    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.124     6.988    
                         clock uncertainty           -0.153     6.835    
    RAMB36_X2Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.261     6.574    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.571ns (19.008%)  route 2.433ns (80.992%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.841ns (routing 0.654ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.841     2.049    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y184        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y184        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.127 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/Q
                         net (fo=144, routed)         0.507     2.634    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/gen_has_z_tready.reg1_a_tdata_reg[31]
    SLICE_X73Y205        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.112     2.746 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_740__0/O
                         net (fo=132, routed)         0.423     3.169    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/ctrl_signal[22]
    SLICE_X70Y208        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.294 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_486__1/O
                         net (fo=1, routed)           0.017     3.311    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_486__1_n_0
    SLICE_X70Y208        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     3.378 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_223__1/O
                         net (fo=1, routed)           0.277     3.655    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_223__1_n_0
    SLICE_X70Y208        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.807 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_102__1/O
                         net (fo=1, routed)           0.312     4.119    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/bram_C_porta_din[19]
    SLICE_X70Y206        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.156 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/blk_mem_gen_0_i_26__2/O
                         net (fo=1, routed)           0.897     5.053    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.124     6.988    
                         clock uncertainty           -0.153     6.835    
    RAMB36_X2Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.294     6.541    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.541    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.265ns (8.786%)  route 2.751ns (91.214%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.843ns (routing 0.654ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.843     2.051    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.130 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__9/Q
                         net (fo=136, routed)         0.754     2.884    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18
    SLICE_X94Y205        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.936 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_283/O
                         net (fo=96, routed)          0.805     3.741    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/ctrl_signal[29]
    SLICE_X73Y219        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     3.810 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/blk_mem_gen_0_i_320/O
                         net (fo=1, routed)           0.000     3.810    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22
    SLICE_X73Y219        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.838 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_140/O
                         net (fo=1, routed)           0.482     4.320    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46
    SLICE_X71Y224        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.357 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/blk_mem_gen_0_i_66__0/O
                         net (fo=1, routed)           0.710     5.067    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y44         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.124     6.988    
                         clock uncertainty           -0.153     6.835    
    RAMB36_X2Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[5])
                                                     -0.250     6.585    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.585    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.481ns (15.985%)  route 2.528ns (84.015%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.841ns (routing 0.654ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.841     2.049    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y184        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y184        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.127 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/Q
                         net (fo=144, routed)         0.689     2.816    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/gen_has_z_tready.reg1_a_tdata_reg[31]
    SLICE_X71Y205        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     2.939 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_738__0/O
                         net (fo=60, routed)          0.446     3.385    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/CTRL_Signal[15]
    SLICE_X68Y207        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.531 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/blk_mem_gen_0_i_439__1/O
                         net (fo=1, routed)           0.010     3.541    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_94__1_0
    SLICE_X68Y207        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     3.605 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_199__1/O
                         net (fo=1, routed)           0.308     3.913    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_199__1_n_0
    SLICE_X68Y208        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     3.948 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_94__1/O
                         net (fo=1, routed)           0.330     4.278    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/bram_C_porta_din[27]
    SLICE_X68Y204        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     4.313 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/blk_mem_gen_0_i_18__3/O
                         net (fo=1, routed)           0.745     5.058    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.124     6.988    
                         clock uncertainty           -0.153     6.835    
    RAMB36_X2Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[10])
                                                     -0.248     6.587    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.587    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  1.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.073ns (20.621%)  route 0.281ns (79.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.014ns (routing 0.357ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.108ns, distribution 0.650ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.014     1.153    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.193 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__13/Q
                         net (fo=124, routed)         0.140     1.333    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/DOUT_reg[22]
    SLICE_X75Y194        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.033     1.366 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/DOUT[14]_i_1__2/O
                         net (fo=2, routed)           0.141     1.507    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[31]_0[14]
    SLICE_X77Y202        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.758     0.926    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/clk_2x
    SLICE_X77Y202        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[14]/C
                         clock pessimism             -0.083     0.843    
                         clock uncertainty            0.153     0.996    
    SLICE_X77Y202        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.043    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.080ns (21.978%)  route 0.284ns (78.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.014ns (routing 0.357ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.108ns, distribution 0.657ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.014     1.153    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.192 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__12/Q
                         net (fo=124, routed)         0.210     1.402    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/DOUT_reg[3]
    SLICE_X79Y194        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.041     1.443 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/DOUT[15]_i_1__1/O
                         net (fo=2, routed)           0.074     1.517    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[31]_0[15]
    SLICE_X79Y194        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.765     0.933    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/clk_2x
    SLICE_X79Y194        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[15]/C
                         clock pessimism             -0.083     0.850    
                         clock uncertainty            0.153     1.003    
    SLICE_X79Y194        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.049    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.061ns (17.135%)  route 0.295ns (82.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.012ns (routing 0.357ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.108ns, distribution 0.646ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.012     1.151    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y184        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y184        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.190 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/Q
                         net (fo=144, routed)         0.274     1.464    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/DOUT_reg[31]
    SLICE_X73Y205        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.486 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/DOUT[24]_i_1__0/O
                         net (fo=2, routed)           0.021     1.507    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[31]_1[24]
    SLICE_X73Y205        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.754     0.922    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X73Y205        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[24]/C
                         clock pessimism             -0.083     0.839    
                         clock uncertainty            0.153     0.992    
    SLICE_X73Y205        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.038    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.088ns (21.782%)  route 0.316ns (78.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.012ns (routing 0.357ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.012     1.151    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y184        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y184        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.190 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/Q
                         net (fo=144, routed)         0.308     1.498    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/DOUT_reg[31]
    SLICE_X73Y214        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.049     1.547 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/DOUT[26]_i_1__0/O
                         net (fo=2, routed)           0.008     1.555    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[31]_1[26]
    SLICE_X73Y214        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.751     0.919    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X73Y214        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[26]/C
                         clock pessimism             -0.083     0.836    
                         clock uncertainty            0.153     0.989    
    SLICE_X73Y214        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.036    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.076ns (17.512%)  route 0.358ns (82.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.014ns (routing 0.357ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.108ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.014     1.153    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.193 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__13/Q
                         net (fo=124, routed)         0.140     1.333    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/DOUT_reg[22]
    SLICE_X75Y194        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     1.369 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/DOUT[12]_i_1__2/O
                         net (fo=2, routed)           0.218     1.587    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[31]_0[12]
    SLICE_X74Y202        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.762     0.930    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/clk_2x
    SLICE_X74Y202        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[12]/C
                         clock pessimism             -0.083     0.847    
                         clock uncertainty            0.153     1.000    
    SLICE_X74Y202        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.047    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.074ns (17.290%)  route 0.354ns (82.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.012ns (routing 0.357ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.108ns, distribution 0.646ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.012     1.151    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y184        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y184        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.190 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/Q
                         net (fo=144, routed)         0.275     1.465    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/DOUT_reg[31]
    SLICE_X73Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     1.500 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/DOUT[11]_i_1__1/O
                         net (fo=2, routed)           0.079     1.579    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[31]_1[11]
    SLICE_X73Y205        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.754     0.922    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X73Y205        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[11]/C
                         clock pessimism             -0.083     0.839    
                         clock uncertainty            0.153     0.992    
    SLICE_X73Y205        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.039    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.080ns (18.391%)  route 0.355ns (81.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.012ns (routing 0.357ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.108ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.012     1.151    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y184        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y184        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.190 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/Q
                         net (fo=144, routed)         0.285     1.475    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/DOUT_reg[31]
    SLICE_X76Y199        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.516 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/DOUT[20]_i_1__0/O
                         net (fo=2, routed)           0.070     1.586    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[31]_1[20]
    SLICE_X78Y199        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.760     0.928    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X78Y199        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[20]/C
                         clock pessimism             -0.083     0.845    
                         clock uncertainty            0.153     0.998    
    SLICE_X78Y199        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.044    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.101ns (22.395%)  route 0.350ns (77.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.014ns (routing 0.357ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.014     1.153    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y186        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y186        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.193 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__13/Q
                         net (fo=124, routed)         0.149     1.342    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/DOUT_reg[22]
    SLICE_X71Y187        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     1.403 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/DOUT[2]_i_1__3/O
                         net (fo=2, routed)           0.201     1.604    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[31]_0[2]
    SLICE_X76Y187        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.764     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/clk_2x
    SLICE_X76Y187        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[2]/C
                         clock pessimism             -0.083     0.849    
                         clock uncertainty            0.153     1.002    
    SLICE_X76Y187        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.048    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.100ns (22.831%)  route 0.338ns (77.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.012ns (routing 0.357ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.012     1.151    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y184        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y184        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.190 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg2_reg[0]_rep__6/Q
                         net (fo=144, routed)         0.296     1.486    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/DOUT_reg[31]
    SLICE_X74Y211        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     1.547 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/DOUT[21]_i_1__0/O
                         net (fo=2, routed)           0.042     1.589    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[31]_1[21]
    SLICE_X74Y211        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.748     0.916    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/clk_2x
    SLICE_X74Y211        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[21]/C
                         clock pessimism             -0.083     0.833    
                         clock uncertainty            0.153     0.986    
    SLICE_X74Y211        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.033    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portAOutReg0/DOUT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.053ns (11.253%)  route 0.418ns (88.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.013ns (routing 0.357ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.108ns, distribution 0.722ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.013     1.152    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X73Y185        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y185        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.190 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg10_reg[6]/Q
                         net (fo=2, routed)           0.058     1.248    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X73Y184        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     1.263 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/blk_mem_gen_0_i_39__2/O
                         net (fo=1, routed)           0.360     1.623    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.830     0.998    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.083     0.915    
                         clock uncertainty            0.153     1.068    
    RAMB36_X2Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.005     1.063    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_101_clk_wiz_0_0
  To Clock:  clk_out2_design_101_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.297ns (30.771%)  route 2.918ns (69.229%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.401ns (routing 0.171ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.155ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.401     1.803    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.957     2.760 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=3, routed)           1.011     3.771    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[7]
    SLICE_X72Y180        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.867 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_664__1/O
                         net (fo=108, routed)         0.644     4.511    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/ctrl_signal[3]
    SLICE_X79Y192        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.563 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/blk_mem_gen_0_i_374__2/O
                         net (fo=1, routed)           0.017     4.580    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_360
    SLICE_X79Y192        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     4.647 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_167__2/O
                         net (fo=1, routed)           0.321     4.968    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17
    SLICE_X81Y192        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     5.093 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/blk_mem_gen_0_i_80__1/O
                         net (fo=1, routed)           0.925     6.018    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.143     6.963    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.447     6.516    
                         clock uncertainty           -0.188     6.328    
    RAMB36_X3Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[8])
                                                     -0.239     6.089    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.089    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.308ns (31.488%)  route 2.846ns (68.512%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.401ns (routing 0.171ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.155ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.401     1.803    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.957     2.760 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=3, routed)           1.011     3.771    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[7]
    SLICE_X72Y180        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.867 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_664__1/O
                         net (fo=108, routed)         0.491     4.358    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/ctrl_signal[3]
    SLICE_X78Y199        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     4.458 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/blk_mem_gen_0_i_390__2/O
                         net (fo=1, routed)           0.017     4.475    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_356
    SLICE_X78Y199        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     4.542 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_175__2/O
                         net (fo=1, routed)           0.318     4.860    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9
    SLICE_X81Y199        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     4.948 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/blk_mem_gen_0_i_84__1/O
                         net (fo=1, routed)           1.009     5.957    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.143     6.963    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.447     6.516    
                         clock uncertainty           -0.188     6.328    
    RAMB36_X3Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[5])
                                                     -0.250     6.078    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.078    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.344ns (32.717%)  route 2.764ns (67.283%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 6.864 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.292     1.694    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     2.628 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=3, routed)           0.704     3.332    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[36]
    SLICE_X74Y198        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     3.398 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_741__1/O
                         net (fo=132, routed)         0.563     3.961    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/ctrl_signal[14]
    SLICE_X70Y208        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     4.051 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDOutReg/blk_mem_gen_0_i_487__1/O
                         net (fo=1, routed)           0.011     4.062    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_102__1_0
    SLICE_X70Y208        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     4.127 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_223__1/O
                         net (fo=1, routed)           0.277     4.404    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_223__1_n_0
    SLICE_X70Y208        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.556 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_102__1/O
                         net (fo=1, routed)           0.312     4.868    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/bram_C_porta_din[19]
    SLICE_X70Y206        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.905 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/blk_mem_gen_0_i_26__2/O
                         net (fo=1, routed)           0.897     5.802    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.044     6.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.447     6.417    
                         clock uncertainty           -0.188     6.229    
    RAMB36_X2Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.294     5.935    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.935    
                         arrival time                          -5.802    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.293ns (31.560%)  route 2.804ns (68.440%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.401ns (routing 0.171ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.155ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.401     1.803    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.957     2.760 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=3, routed)           1.011     3.771    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[7]
    SLICE_X72Y180        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.867 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_664__1/O
                         net (fo=108, routed)         0.506     4.373    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_D/design_DIV_i/ctrl_signal[3]
    SLICE_X81Y199        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     4.473 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_D/design_DIV_i/blk_mem_gen_0_i_731__2/O
                         net (fo=1, routed)           0.017     4.490    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_184__2_0
    SLICE_X81Y199        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.060     4.550 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_407__2/O
                         net (fo=1, routed)           0.000     4.550    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_407__2_n_0
    SLICE_X81Y199        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     4.578 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_184__2/O
                         net (fo=1, routed)           0.309     4.887    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2
    SLICE_X84Y195        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     4.939 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/blk_mem_gen_0_i_88__1/O
                         net (fo=1, routed)           0.961     5.900    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.143     6.963    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.447     6.516    
                         clock uncertainty           -0.188     6.328    
    RAMB36_X3Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[1])
                                                     -0.266     6.062    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.245ns (31.078%)  route 2.761ns (68.922%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 6.852 - 5.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.377ns (routing 0.171ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.155ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.377     1.779    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[0])
                                                      0.926     2.705 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTPADOUTP[0]
                         net (fo=3, routed)           1.019     3.724    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[66]
    SLICE_X71Y204        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     3.827 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_666/O
                         net (fo=108, routed)         0.459     4.286    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/ctrl_signal[39]
    SLICE_X75Y212        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.383 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/blk_mem_gen_0_i_673__0/O
                         net (fo=1, routed)           0.011     4.394    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/blk_mem_gen_0_i_673__0_n_0
    SLICE_X75Y212        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057     4.451 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/blk_mem_gen_0_i_349__0/O
                         net (fo=1, routed)           0.000     4.451    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47
    SLICE_X75Y212        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026     4.477 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_155__0/O
                         net (fo=1, routed)           0.497     4.974    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32
    SLICE_X75Y212        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     5.010 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDInReg/blk_mem_gen_0_i_74/O
                         net (fo=1, routed)           0.775     5.785    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[16]
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.032     6.852    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.447     6.405    
                         clock uncertainty           -0.188     6.217    
    RAMB36_X2Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[15])
                                                     -0.267     5.950    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.950    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.408ns (34.308%)  route 2.696ns (65.692%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.401ns (routing 0.171ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.155ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.401     1.803    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.957     2.760 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=3, routed)           1.011     3.771    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[7]
    SLICE_X72Y180        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.867 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_664__1/O
                         net (fo=108, routed)         0.630     4.497    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/ctrl_signal[4]
    SLICE_X80Y188        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.645 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/blk_mem_gen_0_i_712__2/O
                         net (fo=1, routed)           0.011     4.656    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/blk_mem_gen_0_i_712__2_n_0
    SLICE_X80Y188        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057     4.713 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDOutReg/blk_mem_gen_0_i_388__2/O
                         net (fo=1, routed)           0.000     4.713    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_101
    SLICE_X80Y188        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026     4.739 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_174__2/O
                         net (fo=1, routed)           0.176     4.915    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12
    SLICE_X80Y188        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     5.039 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/blk_mem_gen_0_i_83__1/O
                         net (fo=1, routed)           0.868     5.907    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.143     6.963    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.447     6.516    
                         clock uncertainty           -0.188     6.328    
    RAMB36_X3Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[6])
                                                     -0.255     6.073    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.253ns (30.681%)  route 2.831ns (69.319%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.401ns (routing 0.171ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.155ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.401     1.803    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.957     2.760 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=3, routed)           1.011     3.771    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[7]
    SLICE_X72Y180        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.867 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_664__1/O
                         net (fo=108, routed)         0.710     4.577    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/ctrl_signal[4]
    SLICE_X82Y202        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     4.676 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_361__2/O
                         net (fo=1, routed)           0.010     4.686    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_361__2_n_0
    SLICE_X82Y202        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.750 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDOutReg/blk_mem_gen_0_i_161__2/O
                         net (fo=1, routed)           0.288     5.038    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23
    SLICE_X83Y202        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.075 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/blk_mem_gen_0_i_77__1/O
                         net (fo=1, routed)           0.812     5.887    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.143     6.963    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.447     6.516    
                         clock uncertainty           -0.188     6.328    
    RAMB36_X3Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[11])
                                                     -0.266     6.062    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPBDINP[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.248ns (31.145%)  route 2.759ns (68.854%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 6.852 - 5.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.377ns (routing 0.171ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.155ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.377     1.779    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[0])
                                                      0.926     2.705 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTPADOUTP[0]
                         net (fo=3, routed)           1.019     3.724    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[66]
    SLICE_X71Y204        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     3.827 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_666/O
                         net (fo=108, routed)         0.735     4.562    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/ctrl_signal[42]
    SLICE_X79Y214        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.650 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_667__0/O
                         net (fo=1, routed)           0.025     4.675    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_667__0_n_0
    SLICE_X79Y214        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     4.737 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_344__0/O
                         net (fo=1, routed)           0.000     4.737    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_344__0_n_0
    SLICE_X79Y214        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.767 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_153__0/O
                         net (fo=1, routed)           0.179     4.946    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34
    SLICE_X79Y214        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.985 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDInReg/blk_mem_gen_0_i_73/O
                         net (fo=1, routed)           0.801     5.786    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[17]
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPBDINP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.032     6.852    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.447     6.405    
                         clock uncertainty           -0.188     6.217    
    RAMB36_X2Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINPBDINP[1])
                                                     -0.242     5.975    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.975    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.342ns (33.152%)  route 2.706ns (66.848%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.401ns (routing 0.171ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.155ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.401     1.803    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.957     2.760 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=3, routed)           1.011     3.771    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[7]
    SLICE_X72Y180        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.867 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_664__1/O
                         net (fo=108, routed)         0.538     4.405    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_D/design_DIV_i/ctrl_signal[3]
    SLICE_X79Y189        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     4.503 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_D/design_DIV_i/blk_mem_gen_0_i_707__2/O
                         net (fo=1, routed)           0.021     4.524    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_172__2_0
    SLICE_X79Y189        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     4.585 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_383__2/O
                         net (fo=1, routed)           0.000     4.585    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_383__2_n_0
    SLICE_X79Y189        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.615 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_172__2/O
                         net (fo=1, routed)           0.328     4.943    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14
    SLICE_X84Y191        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     5.043 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/blk_mem_gen_0_i_82__1/O
                         net (fo=1, routed)           0.808     5.851    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.143     6.963    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.447     6.516    
                         clock uncertainty           -0.188     6.328    
    RAMB36_X3Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[7])
                                                     -0.280     6.048    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.048    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.282ns (31.422%)  route 2.798ns (68.578%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.401ns (routing 0.171ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.155ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.401     1.803    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.957     2.760 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=3, routed)           1.011     3.771    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/decoder_input[7]
    SLICE_X72Y180        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     3.867 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlStorage/design_CTRL_i/blk_mem_gen_0_i_664__1/O
                         net (fo=108, routed)         0.672     4.539    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_D/design_DIV_i/ctrl_signal[3]
    SLICE_X79Y203        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     4.629 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/DIV_D/design_DIV_i/blk_mem_gen_0_i_695__2/O
                         net (fo=1, routed)           0.017     4.646    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_166__2_0
    SLICE_X79Y203        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.060     4.706 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_371__2/O
                         net (fo=1, routed)           0.000     4.706    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_371__2_n_0
    SLICE_X79Y203        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     4.734 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/MAC_D/design_MAC_i/blk_mem_gen_0_i_166__2/O
                         net (fo=1, routed)           0.232     4.966    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20
    SLICE_X79Y203        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     5.017 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/blk_mem_gen_0_i_79__1/O
                         net (fo=1, routed)           0.866     5.883    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.143     6.963    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.447     6.516    
                         clock uncertainty           -0.188     6.328    
    RAMB36_X3Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[9])
                                                     -0.244     6.084    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.084    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                  0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_101_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.228ns  (logic 0.052ns (4.235%)  route 1.176ns (95.765%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns = ( 5.984 - 5.000 ) 
    Source Clock Delay      (SCD):    0.289ns = ( 5.289 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.108ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     5.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     5.289 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     5.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.451 f  design_101_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13251, routed)       0.672     6.123    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBInReg/clk_1x
    SLICE_X78Y206        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.035     6.158 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portBInReg/blk_mem_gen_0_i_38/O
                         net (fo=1, routed)           0.359     6.517    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     5.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013     4.980 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     5.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.816     5.984    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.309     6.293    
                         clock uncertainty            0.188     6.481    
    RAMB36_X2Y42         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.005     6.476    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.476    
                         arrival time                           6.517    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_101_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.239ns  (logic 0.052ns (4.197%)  route 1.187ns (95.803%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 5.992 - 5.000 ) 
    Source Clock Delay      (SCD):    0.289ns = ( 5.289 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     5.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     5.289 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     5.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.451 f  design_101_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13251, routed)       0.714     6.165    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/clk_1x
    SLICE_X74Y212        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.035     6.200 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/blk_mem_gen_0_i_84__0/O
                         net (fo=1, routed)           0.328     6.528    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     5.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013     4.980 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     5.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.824     5.992    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.309     6.301    
                         clock uncertainty            0.188     6.489    
    RAMB36_X2Y41         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[5])
                                                     -0.005     6.484    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           6.528    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_101_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.248ns  (logic 0.077ns (6.170%)  route 1.171ns (93.830%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 6.000 - 5.000 ) 
    Source Clock Delay      (SCD):    0.289ns = ( 5.289 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.108ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     5.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     5.289 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     5.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.451 f  design_101_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13251, routed)       0.688     6.139    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/clk_1x
    SLICE_X88Y191        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.060     6.199 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/blk_mem_gen_0_i_89__2/O
                         net (fo=1, routed)           0.338     6.537    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     5.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013     4.980 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     5.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.832     6.000    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.309     6.309    
                         clock uncertainty            0.188     6.497    
    RAMB36_X2Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.005     6.492    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.492    
                         arrival time                           6.537    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_101_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.245ns  (logic 0.039ns (3.133%)  route 1.206ns (96.867%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns = ( 5.996 - 5.000 ) 
    Source Clock Delay      (SCD):    0.289ns = ( 5.289 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.108ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     5.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     5.289 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     5.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.451 f  design_101_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13251, routed)       0.673     6.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/clk_1x
    SLICE_X73Y200        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.022     6.146 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/blk_mem_gen_0_i_26__1/O
                         net (fo=1, routed)           0.388     6.534    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     5.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013     4.980 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     5.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.828     5.996    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.309     6.305    
                         clock uncertainty            0.188     6.493    
    RAMB36_X2Y39         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.005     6.488    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.488    
                         arrival time                           6.534    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_101_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.247ns  (logic 0.067ns (5.373%)  route 1.180ns (94.627%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 5.997 - 5.000 ) 
    Source Clock Delay      (SCD):    0.289ns = ( 5.289 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.829ns (routing 0.108ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     5.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     5.289 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     5.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.451 f  design_101_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13251, routed)       0.660     6.111    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/clk_1x
    SLICE_X67Y195        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.050     6.161 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/blk_mem_gen_0_i_60__1/O
                         net (fo=1, routed)           0.375     6.536    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     5.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013     4.980 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     5.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.829     5.997    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y39         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.309     6.306    
                         clock uncertainty            0.188     6.494    
    RAMB36_X2Y39         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.005     6.489    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_D/design_BRAM_D_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.489    
                         arrival time                           6.536    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_101_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.058ns (4.696%)  route 1.177ns (95.304%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.108ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13251, routed)       0.697     1.148    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDInReg/clk_1x
    SLICE_X75Y207        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.041     1.189 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portDInReg/blk_mem_gen_0_i_77/O
                         net (fo=1, routed)           0.335     1.524    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.817     0.985    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y42         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.309     1.294    
                         clock uncertainty            0.188     1.482    
    RAMB36_X2Y42         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.005     1.477    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_A/design_BRAM_A_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_101_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.052ns (4.197%)  route 1.187ns (95.803%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.108ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13251, routed)       0.725     1.176    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBInReg/clk_1x
    SLICE_X82Y200        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.211 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBInReg/blk_mem_gen_0_i_39__0/O
                         net (fo=1, routed)           0.317     1.528    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.821     0.989    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.309     1.298    
                         clock uncertainty            0.188     1.486    
    RAMB36_X2Y41         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.005     1.481    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_101_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.058ns (4.659%)  route 1.187ns (95.341%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.108ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13251, routed)       0.667     1.118    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/clk_1x
    SLICE_X69Y203        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.041     1.159 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/blk_mem_gen_0_i_63__2/O
                         net (fo=1, routed)           0.375     1.534    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.827     0.995    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y40         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.309     1.304    
                         clock uncertainty            0.188     1.492    
    RAMB36_X2Y40         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[9])
                                                     -0.005     1.487    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_C/design_BRAM_C_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_101_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.052ns (4.197%)  route 1.187ns (95.803%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.108ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13251, routed)       0.661     1.112    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBInReg/clk_1x
    SLICE_X73Y210        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     1.147 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portBInReg/blk_mem_gen_0_i_29__0/O
                         net (fo=1, routed)           0.381     1.528    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[16]
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.821     0.989    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.309     1.298    
                         clock uncertainty            0.188     1.486    
    RAMB36_X2Y41         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[15])
                                                     -0.005     1.481    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_101_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPBDINP[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_101_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_out1_design_101_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.243ns  (logic 0.031ns (2.494%)  route 1.212ns (97.506%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 5.992 - 5.000 ) 
    Source Clock Delay      (SCD):    0.289ns = ( 5.289 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.884ns (routing 0.357ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 f  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.884     5.884    design_101_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     5.289 f  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     5.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.451 f  design_101_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13251, routed)       0.693     6.144    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/clk_1x
    SLICE_X75Y214        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     6.158 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/blk_mem_gen_0_i_72__0/O
                         net (fo=1, routed)           0.374     6.532    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[17]
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPBDINP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     5.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013     4.980 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     5.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.824     5.992    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y41         RAMB36E2                                     r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.309     6.301    
                         clock uncertainty            0.188     6.489    
    RAMB36_X2Y41         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINPBDINP[1])
                                                     -0.005     6.484    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/block_B/design_BRAM_B_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           6.532    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_101_clk_wiz_0_0
  To Clock:  clk_out1_design_101_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.234ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.880%)  route 0.457ns (78.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.215     1.617    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.696 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.050     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     1.795 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.407     2.202    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.048    11.863    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]/C
                         clock pessimism             -0.293    11.570    
                         clock uncertainty           -0.068    11.502    
    SLICE_X72Y165        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.436    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.436    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  9.234    

Slack (MET) :             9.234ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.880%)  route 0.457ns (78.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.215     1.617    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.696 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.050     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     1.795 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.407     2.202    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.048    11.863    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]/C
                         clock pessimism             -0.293    11.570    
                         clock uncertainty           -0.068    11.502    
    SLICE_X72Y165        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.436    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.436    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  9.234    

Slack (MET) :             9.234ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.880%)  route 0.457ns (78.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.215     1.617    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.696 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.050     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     1.795 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.407     2.202    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.048    11.863    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]/C
                         clock pessimism             -0.293    11.570    
                         clock uncertainty           -0.068    11.502    
    SLICE_X72Y165        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.436    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.436    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  9.234    

Slack (MET) :             9.234ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.880%)  route 0.457ns (78.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.215     1.617    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.696 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.050     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     1.795 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.407     2.202    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.048    11.863    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]/C
                         clock pessimism             -0.293    11.570    
                         clock uncertainty           -0.068    11.502    
    SLICE_X72Y165        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.436    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]
  -------------------------------------------------------------------
                         required time                         11.436    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  9.234    

Slack (MET) :             9.234ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.880%)  route 0.457ns (78.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.215     1.617    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.696 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.050     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     1.795 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.407     2.202    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.048    11.863    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[5]/C
                         clock pessimism             -0.293    11.570    
                         clock uncertainty           -0.068    11.502    
    SLICE_X72Y165        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    11.436    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[5]
  -------------------------------------------------------------------
                         required time                         11.436    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  9.234    

Slack (MET) :             9.234ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.880%)  route 0.457ns (78.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.215     1.617    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.696 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.050     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     1.795 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.407     2.202    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.048    11.863    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[6]/C
                         clock pessimism             -0.293    11.570    
                         clock uncertainty           -0.068    11.502    
    SLICE_X72Y165        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.436    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[6]
  -------------------------------------------------------------------
                         required time                         11.436    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  9.234    

Slack (MET) :             9.244ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.222%)  route 0.448ns (77.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.155ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.215     1.617    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.696 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.050     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     1.795 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.398     2.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.049    11.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]/C
                         clock pessimism             -0.293    11.571    
                         clock uncertainty           -0.068    11.503    
    SLICE_X72Y167        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    11.437    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  9.244    

Slack (MET) :             9.244ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.222%)  route 0.448ns (77.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.155ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.215     1.617    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.696 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.050     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     1.795 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.398     2.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.049    11.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]/C
                         clock pessimism             -0.293    11.571    
                         clock uncertainty           -0.068    11.503    
    SLICE_X72Y167        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.437    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  9.244    

Slack (MET) :             9.244ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.222%)  route 0.448ns (77.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.155ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.215     1.617    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.696 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.050     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     1.795 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.398     2.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.049    11.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]/C
                         clock pessimism             -0.293    11.571    
                         clock uncertainty           -0.068    11.503    
    SLICE_X72Y167        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.437    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  9.244    

Slack (MET) :             9.244ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.128ns (22.222%)  route 0.448ns (77.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.155ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.612     1.612    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.482     0.130 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.374    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.402 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.215     1.617    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.696 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.050     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     1.795 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.398     2.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.049    11.864    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]/C
                         clock pessimism             -0.293    11.571    
                         clock uncertainty           -0.068    11.503    
    SLICE_X72Y167        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.437    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  9.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.061ns (22.263%)  route 0.213ns (77.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.673     1.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.163 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.030     1.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.215 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.398    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]/C
                         clock pessimism              0.210     1.142    
    SLICE_X72Y167        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.122    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.061ns (22.263%)  route 0.213ns (77.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.673     1.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.163 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.030     1.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.215 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.398    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]/C
                         clock pessimism              0.210     1.142    
    SLICE_X72Y167        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.122    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.061ns (22.263%)  route 0.213ns (77.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.673     1.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.163 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.030     1.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.215 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.398    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]/C
                         clock pessimism              0.210     1.142    
    SLICE_X72Y167        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.122    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.061ns (22.263%)  route 0.213ns (77.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.673     1.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.163 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.030     1.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.215 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.398    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]/C
                         clock pessimism              0.210     1.142    
    SLICE_X72Y167        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.122    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.061ns (22.263%)  route 0.213ns (77.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.673     1.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.163 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.030     1.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.215 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.398    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[8]/C
                         clock pessimism              0.210     1.142    
    SLICE_X72Y167        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.122    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.061ns (22.263%)  route 0.213ns (77.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.673     1.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.163 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.030     1.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.215 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.398    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[9]/C
                         clock pessimism              0.210     1.142    
    SLICE_X72Y167        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.122    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.061ns (21.708%)  route 0.220ns (78.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.673     1.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.163 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.030     1.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.215 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.190     1.405    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.767     0.931    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]/C
                         clock pessimism              0.210     1.141    
    SLICE_X72Y165        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.121    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.061ns (21.708%)  route 0.220ns (78.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.673     1.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.163 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.030     1.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.215 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.190     1.405    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.767     0.931    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]/C
                         clock pessimism              0.210     1.141    
    SLICE_X72Y165        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.121    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.061ns (21.708%)  route 0.220ns (78.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.673     1.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.163 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.030     1.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.215 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.190     1.405    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.767     0.931    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]/C
                         clock pessimism              0.210     1.141    
    SLICE_X72Y165        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.121    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_out1_design_101_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.061ns (21.708%)  route 0.220ns (78.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.884     0.884    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.595     0.289 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.434    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.673     1.124    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/clk_1x
    SLICE_X72Y178        FDSE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.163 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=4, routed)           0.030     1.193    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/Q[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.215 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.190     1.405    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.767     0.931    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]/C
                         clock pessimism              0.210     1.141    
    SLICE_X72Y165        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.121    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_out1_design_101_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.276ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/DOUT_reg[39]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.107ns (4.134%)  route 2.481ns (95.866%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.155ns, distribution 0.886ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.178     4.421    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/AR[0]
    SLICE_X70Y177        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/DOUT_reg[39]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.041    11.856    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/clk_1x
    SLICE_X70Y177        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/DOUT_reg[39]/C
                         clock pessimism              0.065    11.921    
                         clock uncertainty           -0.158    11.763    
    SLICE_X70Y177        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.697    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portDInReg/DOUT_reg[39]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  7.276    

Slack (MET) :             7.276ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[44]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.107ns (4.134%)  route 2.481ns (95.866%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.155ns, distribution 0.886ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.178     4.421    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[1]_3[0]
    SLICE_X70Y177        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[44]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.041    11.856    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/clk_1x
    SLICE_X70Y177        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[44]/C
                         clock pessimism              0.065    11.921    
                         clock uncertainty           -0.158    11.763    
    SLICE_X70Y177        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.697    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[44]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  7.276    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[39]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.107ns (4.141%)  route 2.477ns (95.859%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.174     4.417    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[1]_3[0]
    SLICE_X70Y175        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[39]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.040    11.855    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/clk_1x
    SLICE_X70Y175        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[39]/C
                         clock pessimism              0.065    11.920    
                         clock uncertainty           -0.158    11.762    
    SLICE_X70Y175        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.696    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[39]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[43]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.107ns (4.141%)  route 2.477ns (95.859%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.174     4.417    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[1]_3[0]
    SLICE_X70Y175        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[43]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.040    11.855    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/clk_1x
    SLICE_X70Y175        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[43]/C
                         clock pessimism              0.065    11.920    
                         clock uncertainty           -0.158    11.762    
    SLICE_X70Y175        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.696    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[43]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/DOUT_reg[38]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.107ns (4.131%)  route 2.483ns (95.869%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.180     4.423    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/AR[0]
    SLICE_X73Y175        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/DOUT_reg[38]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.048    11.863    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/clk_1x
    SLICE_X73Y175        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/DOUT_reg[38]/C
                         clock pessimism              0.065    11.928    
                         clock uncertainty           -0.158    11.770    
    SLICE_X73Y175        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.704    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portBInReg/DOUT_reg[38]
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DOUT_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.107ns (4.120%)  route 2.490ns (95.880%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 11.870 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.155ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.187     4.430    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/AR[0]
    SLICE_X78Y178        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DOUT_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.055    11.870    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/clk_1x
    SLICE_X78Y178        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DOUT_reg[0]/C
                         clock pessimism              0.065    11.935    
                         clock uncertainty           -0.158    11.777    
    SLICE_X78Y178        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.711    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DOUT_reg[40]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.107ns (4.180%)  route 2.453ns (95.820%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 11.835 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.155ns, distribution 0.865ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.150     4.393    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/AR[0]
    SLICE_X68Y174        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DOUT_reg[40]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.020    11.835    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/clk_1x
    SLICE_X68Y174        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DOUT_reg[40]/C
                         clock pessimism              0.065    11.900    
                         clock uncertainty           -0.158    11.742    
    SLICE_X68Y174        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.676    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DOUT_reg[40]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DOUT_reg[39]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.107ns (4.181%)  route 2.452ns (95.819%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.834ns = ( 11.834 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.149     4.392    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/AR[0]
    SLICE_X68Y172        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DOUT_reg[39]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.019    11.834    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/clk_1x
    SLICE_X68Y172        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DOUT_reg[39]/C
                         clock pessimism              0.065    11.899    
                         clock uncertainty           -0.158    11.741    
    SLICE_X68Y172        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.675    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portDInReg/DOUT_reg[39]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.284ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DOUT_reg[40]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.107ns (4.176%)  route 2.455ns (95.824%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 11.838 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.155ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.152     4.395    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/AR[0]
    SLICE_X68Y177        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DOUT_reg[40]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.023    11.838    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/clk_1x
    SLICE_X68Y177        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DOUT_reg[40]/C
                         clock pessimism              0.065    11.903    
                         clock uncertainty           -0.158    11.745    
    SLICE_X68Y177        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.679    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portDInReg/DOUT_reg[40]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                  7.284    

Slack (MET) :             7.284ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.107ns (4.176%)  route 2.455ns (95.824%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 11.838 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.155ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.152     4.395    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[1]_3[0]
    SLICE_X68Y177        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441    11.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.864    10.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.791    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.815 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       1.023    11.838    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/clk_1x
    SLICE_X68Y177        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[0]/C
                         clock pessimism              0.065    11.903    
                         clock uncertainty           -0.158    11.745    
    SLICE_X68Y177        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    11.679    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portBInReg/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                  7.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.053ns (15.143%)  route 0.297ns (84.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.017ns (routing 0.357ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.017     1.156    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y185        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.195 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.114     1.309    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]_0[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.323 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.506    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]/C
                         clock pessimism             -0.083     0.849    
                         clock uncertainty            0.158     1.008    
    SLICE_X72Y167        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     0.988    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.053ns (15.143%)  route 0.297ns (84.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.017ns (routing 0.357ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.017     1.156    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y185        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.195 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.114     1.309    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]_0[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.323 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.506    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]/C
                         clock pessimism             -0.083     0.849    
                         clock uncertainty            0.158     1.008    
    SLICE_X72Y167        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.988    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.053ns (15.143%)  route 0.297ns (84.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.017ns (routing 0.357ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.017     1.156    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y185        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.195 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.114     1.309    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]_0[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.323 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.506    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]/C
                         clock pessimism             -0.083     0.849    
                         clock uncertainty            0.158     1.008    
    SLICE_X72Y167        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.988    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.053ns (15.143%)  route 0.297ns (84.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.017ns (routing 0.357ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.017     1.156    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y185        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.195 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.114     1.309    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]_0[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.323 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.506    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]/C
                         clock pessimism             -0.083     0.849    
                         clock uncertainty            0.158     1.008    
    SLICE_X72Y167        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.988    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.053ns (15.143%)  route 0.297ns (84.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.017ns (routing 0.357ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.017     1.156    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y185        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.195 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.114     1.309    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]_0[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.323 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.506    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[8]/C
                         clock pessimism             -0.083     0.849    
                         clock uncertainty            0.158     1.008    
    SLICE_X72Y167        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.988    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.053ns (15.143%)  route 0.297ns (84.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.017ns (routing 0.357ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.017     1.156    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y185        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.195 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.114     1.309    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]_0[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.323 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.183     1.506    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y167        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.768     0.932    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y167        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[9]/C
                         clock pessimism             -0.083     0.849    
                         clock uncertainty            0.158     1.008    
    SLICE_X72Y167        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.988    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.053ns (14.846%)  route 0.304ns (85.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.017ns (routing 0.357ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.017     1.156    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y185        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.195 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.114     1.309    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]_0[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.323 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.190     1.513    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.767     0.931    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]/C
                         clock pessimism             -0.083     0.848    
                         clock uncertainty            0.158     1.007    
    SLICE_X72Y165        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.987    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.053ns (14.846%)  route 0.304ns (85.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.017ns (routing 0.357ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.017     1.156    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y185        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.195 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.114     1.309    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]_0[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.323 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.190     1.513    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.767     0.931    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]/C
                         clock pessimism             -0.083     0.848    
                         clock uncertainty            0.158     1.007    
    SLICE_X72Y165        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.987    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.053ns (14.846%)  route 0.304ns (85.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.017ns (routing 0.357ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.017     1.156    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y185        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.195 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.114     1.309    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]_0[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.323 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.190     1.513    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.767     0.931    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]/C
                         clock pessimism             -0.083     0.848    
                         clock uncertainty            0.158     1.007    
    SLICE_X72Y165        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.987    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_101_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.053ns (14.846%)  route 0.304ns (85.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.017ns (routing 0.357ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.017     1.156    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y185        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.195 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.114     1.309    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[0]_0[0]
    SLICE_X72Y178        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.323 f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT[11]_i_3/O
                         net (fo=12, routed)          0.190     1.513    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/reset_counter
    SLICE_X72Y165        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.145    design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.164 r  design_101_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=13251, routed)       0.767     0.931    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/clk_1x
    SLICE_X72Y165        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]/C
                         clock pessimism             -0.083     0.848    
                         clock uncertainty            0.158     1.007    
    SLICE_X72Y165        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.987    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/tester/ctrlAddrReg/DOUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.526    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_out2_design_101_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.107ns (4.167%)  route 2.461ns (95.833%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 6.908 - 5.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.158     4.401    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/AR[0]
    SLICE_X89Y197        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.088     6.908    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/clk_2x
    SLICE_X89Y197        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[13]/C
                         clock pessimism              0.065     6.973    
                         clock uncertainty           -0.153     6.820    
    SLICE_X89Y197        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     6.754    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[13]
  -------------------------------------------------------------------
                         required time                          6.754    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.107ns (4.167%)  route 2.461ns (95.833%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 6.908 - 5.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.158     4.401    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/AR[0]
    SLICE_X89Y197        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.088     6.908    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/clk_2x
    SLICE_X89Y197        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[4]/C
                         clock pessimism              0.065     6.973    
                         clock uncertainty           -0.153     6.820    
    SLICE_X89Y197        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     6.754    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[4]
  -------------------------------------------------------------------
                         required time                          6.754    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.107ns (4.167%)  route 2.461ns (95.833%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 6.908 - 5.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.158     4.401    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/AR[0]
    SLICE_X89Y197        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.088     6.908    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/clk_2x
    SLICE_X89Y197        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[6]/C
                         clock pessimism              0.065     6.973    
                         clock uncertainty           -0.153     6.820    
    SLICE_X89Y197        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     6.754    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[6]
  -------------------------------------------------------------------
                         required time                          6.754    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.107ns (4.167%)  route 2.461ns (95.833%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 6.908 - 5.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.158     4.401    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/AR[0]
    SLICE_X89Y197        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.088     6.908    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/clk_2x
    SLICE_X89Y197        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[8]/C
                         clock pessimism              0.065     6.973    
                         clock uncertainty           -0.153     6.820    
    SLICE_X89Y197        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     6.754    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[8]
  -------------------------------------------------------------------
                         required time                          6.754    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.107ns (4.149%)  route 2.472ns (95.851%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 6.924 - 5.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.155ns, distribution 0.949ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.169     4.412    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/AR[0]
    SLICE_X94Y193        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.104     6.924    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/clk_2x
    SLICE_X94Y193        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[9]/C
                         clock pessimism              0.065     6.989    
                         clock uncertainty           -0.153     6.836    
    SLICE_X94Y193        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     6.770    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[9]
  -------------------------------------------------------------------
                         required time                          6.770    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.107ns (4.273%)  route 2.397ns (95.727%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 6.853 - 5.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.155ns, distribution 0.878ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.094     4.337    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/AR[0]
    SLICE_X84Y195        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.033     6.853    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/clk_2x
    SLICE_X84Y195        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[6]/C
                         clock pessimism              0.065     6.918    
                         clock uncertainty           -0.153     6.765    
    SLICE_X84Y195        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.699    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[6]
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.107ns (4.294%)  route 2.385ns (95.706%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 6.845 - 5.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.155ns, distribution 0.870ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.082     4.325    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/AR[0]
    SLICE_X74Y202        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.025     6.845    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/clk_2x
    SLICE_X74Y202        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[12]/C
                         clock pessimism              0.065     6.910    
                         clock uncertainty           -0.153     6.757    
    SLICE_X74Y202        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     6.691    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portAOutReg0/DOUT_reg[12]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.107ns (4.294%)  route 2.385ns (95.706%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 6.845 - 5.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.155ns, distribution 0.870ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.082     4.325    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/AR[0]
    SLICE_X74Y202        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.025     6.845    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/clk_2x
    SLICE_X74Y202        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[12]/C
                         clock pessimism              0.065     6.910    
                         clock uncertainty           -0.153     6.757    
    SLICE_X74Y202        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     6.691    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[12]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.107ns (4.294%)  route 2.385ns (95.706%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 6.845 - 5.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.155ns, distribution 0.870ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.082     4.325    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/AR[0]
    SLICE_X74Y202        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.025     6.845    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/clk_2x
    SLICE_X74Y202        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[17]/C
                         clock pessimism              0.065     6.910    
                         clock uncertainty           -0.153     6.757    
    SLICE_X74Y202        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     6.691    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[17]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.107ns (4.304%)  route 2.379ns (95.696%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 6.839 - 5.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.625ns (routing 0.654ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.625     1.833    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.912 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.303     3.215    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.243 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        1.076     4.319    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/AR[0]
    SLICE_X71Y203        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     5.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        1.441     6.441    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.864     5.577 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.796    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.820 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         1.019     6.839    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/clk_2x
    SLICE_X71Y203        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[30]/C
                         clock pessimism              0.065     6.904    
                         clock uncertainty           -0.153     6.751    
    SLICE_X71Y203        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     6.685    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[30]
  -------------------------------------------------------------------
                         required time                          6.685    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  2.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[15]/CLR
                            (removal check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.056ns (4.112%)  route 1.306ns (95.888%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.896ns (routing 0.357ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.108ns, distribution 0.705ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.896     1.035    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.074 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.672     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.763 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        0.634     2.397    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/AR[0]
    SLICE_X95Y198        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.813     0.981    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/clk_2x
    SLICE_X95Y198        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[15]/C
                         clock pessimism             -0.047     0.934    
                         clock uncertainty            0.153     1.087    
    SLICE_X95Y198        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.067    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.056ns (4.112%)  route 1.306ns (95.888%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.896ns (routing 0.357ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.108ns, distribution 0.705ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.896     1.035    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.074 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.672     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.763 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        0.634     2.397    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/AR[0]
    SLICE_X95Y198        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.813     0.981    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/clk_2x
    SLICE_X95Y198        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[3]/C
                         clock pessimism             -0.047     0.934    
                         clock uncertainty            0.153     1.087    
    SLICE_X95Y198        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.067    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.056ns (4.112%)  route 1.306ns (95.888%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.896ns (routing 0.357ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.108ns, distribution 0.705ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.896     1.035    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.074 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.672     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.763 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        0.634     2.397    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/AR[0]
    SLICE_X95Y198        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.813     0.981    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/clk_2x
    SLICE_X95Y198        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[9]/C
                         clock pessimism             -0.047     0.934    
                         clock uncertainty            0.153     1.087    
    SLICE_X95Y198        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.067    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portCOutReg0/DOUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.056ns (4.142%)  route 1.296ns (95.858%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.896ns (routing 0.357ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.108ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.896     1.035    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.074 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.672     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.763 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        0.624     2.387    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/AR[0]
    SLICE_X90Y207        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.802     0.970    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/clk_2x
    SLICE_X90Y207        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[10]/C
                         clock pessimism             -0.047     0.923    
                         clock uncertainty            0.153     1.076    
    SLICE_X90Y207        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.056    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_D/portAOutReg0/DOUT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[29]/CLR
                            (removal check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.056ns (4.285%)  route 1.251ns (95.715%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.896ns (routing 0.357ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.896     1.035    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.074 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.672     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.763 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        0.579     2.342    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/AR[0]
    SLICE_X69Y206        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.756     0.924    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/clk_2x
    SLICE_X69Y206        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[29]/C
                         clock pessimism             -0.047     0.877    
                         clock uncertainty            0.153     1.030    
    SLICE_X69Y206        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.010    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.056ns (4.239%)  route 1.265ns (95.761%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.896ns (routing 0.357ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.896     1.035    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.074 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.672     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.763 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        0.593     2.356    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/AR[0]
    SLICE_X76Y200        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.767     0.935    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/clk_2x
    SLICE_X76Y200        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[2]/C
                         clock pessimism             -0.047     0.888    
                         clock uncertainty            0.153     1.041    
    SLICE_X76Y200        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.021    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.056ns (4.239%)  route 1.265ns (95.761%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.896ns (routing 0.357ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.896     1.035    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.074 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.672     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.763 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        0.593     2.356    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/AR[0]
    SLICE_X77Y200        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.767     0.935    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/clk_2x
    SLICE_X77Y200        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[6]/C
                         clock pessimism             -0.047     0.888    
                         clock uncertainty            0.153     1.041    
    SLICE_X77Y200        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.021    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portAOutReg0/DOUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/DOUT_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.056ns (4.268%)  route 1.256ns (95.732%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.896ns (routing 0.357ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.108ns, distribution 0.649ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.896     1.035    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.074 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.672     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.763 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        0.584     2.347    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/AR[0]
    SLICE_X80Y213        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/DOUT_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.757     0.925    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/clk_2x
    SLICE_X80Y213        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/DOUT_reg[14]/C
                         clock pessimism             -0.047     0.878    
                         clock uncertainty            0.153     1.031    
    SLICE_X80Y213        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.011    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_A/portCOutReg0/DOUT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/DOUT_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.056ns (4.275%)  route 1.254ns (95.725%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.896ns (routing 0.357ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.755ns (routing 0.108ns, distribution 0.647ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.896     1.035    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.074 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.672     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.763 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        0.582     2.345    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/AR[0]
    SLICE_X75Y213        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/DOUT_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.755     0.923    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/clk_2x
    SLICE_X75Y213        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/DOUT_reg[9]/C
                         clock pessimism             -0.047     0.876    
                         clock uncertainty            0.153     1.029    
    SLICE_X75Y213        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.009    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_B/portCOutReg0/DOUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[19]/CLR
                            (removal check against rising-edge clock clk_out2_design_101_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_101_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.056ns (4.291%)  route 1.249ns (95.709%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.896ns (routing 0.357ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.108ns, distribution 0.642ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.896     1.035    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y146        FDRE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.074 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.672     1.746    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/LUDH/BRAM_C/reg_ena_bufg_place_bufg_rep
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.763 r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1986, routed)        0.577     2.340    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/AR[0]
    SLICE_X69Y208        FDCE                                         f  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_101_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4837, routed)        0.993     0.993    design_101_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.013    -0.020 r  design_101_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.149    design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.168 r  design_101_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=631, routed)         0.750     0.918    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/clk_2x
    SLICE_X69Y208        FDCE                                         r  design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[19]/C
                         clock pessimism             -0.047     0.871    
                         clock uncertainty            0.153     1.024    
    SLICE_X69Y208        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.004    design_101_i/myip_LUdecomposition_0/U0/myip_LUdecomposition_v2_v1_0_S00_AXI_inst/main_entity/LUDH/BRAM_C/portCOutReg0/DOUT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  1.336    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.229ns (23.391%)  route 0.750ns (76.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 11.649 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.654ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.589ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.657     1.865    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y84         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.944 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.153    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X56Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.303 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.541     2.844    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y82         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.481    11.649    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y82         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.159    11.808    
                         clock uncertainty           -0.130    11.678    
    SLICE_X58Y82         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.612    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.229ns (23.391%)  route 0.750ns (76.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 11.649 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.654ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.589ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.657     1.865    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y84         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.944 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.153    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X56Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.303 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.541     2.844    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y82         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.481    11.649    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y82         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.159    11.808    
                         clock uncertainty           -0.130    11.678    
    SLICE_X58Y82         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.612    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.229ns (23.391%)  route 0.750ns (76.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 11.649 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.654ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.589ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.657     1.865    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y84         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.944 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.153    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X56Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.303 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.541     2.844    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y82         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.481    11.649    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y82         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.159    11.808    
                         clock uncertainty           -0.130    11.678    
    SLICE_X58Y82         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.612    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.229ns (23.415%)  route 0.749ns (76.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 11.651 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.654ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.589ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.657     1.865    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y84         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.944 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.153    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X56Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.303 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.540     2.843    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y82         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.483    11.651    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y82         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.159    11.810    
                         clock uncertainty           -0.130    11.680    
    SLICE_X58Y82         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.614    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -2.843    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.229ns (23.415%)  route 0.749ns (76.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 11.651 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.654ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.589ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.657     1.865    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y84         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.944 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.153    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X56Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.303 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.540     2.843    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y82         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.483    11.651    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y82         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.159    11.810    
                         clock uncertainty           -0.130    11.680    
    SLICE_X58Y82         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.614    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -2.843    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.229ns (23.415%)  route 0.749ns (76.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 11.651 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.654ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.589ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.657     1.865    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y84         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.944 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.153    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X56Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.303 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.540     2.843    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y82         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.483    11.651    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y82         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.159    11.810    
                         clock uncertainty           -0.130    11.680    
    SLICE_X58Y82         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    11.614    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -2.843    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.229ns (23.415%)  route 0.749ns (76.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 11.651 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.654ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.589ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.657     1.865    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y84         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.944 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.153    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X56Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.303 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.540     2.843    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y82         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.483    11.651    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y82         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.159    11.810    
                         clock uncertainty           -0.130    11.680    
    SLICE_X58Y82         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    11.614    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -2.843    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.229ns (23.415%)  route 0.749ns (76.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 11.651 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.654ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.589ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.657     1.865    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y84         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.944 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.153    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X56Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.303 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.540     2.843    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y82         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.483    11.651    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y82         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.159    11.810    
                         clock uncertainty           -0.130    11.680    
    SLICE_X58Y82         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.614    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -2.843    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.779ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.229ns (23.633%)  route 0.740ns (76.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.654ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.589ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.657     1.865    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y84         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.944 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.153    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X56Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.303 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.531     2.834    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X57Y83         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.482    11.650    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X57Y83         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.159    11.809    
                         clock uncertainty           -0.130    11.679    
    SLICE_X57Y83         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.613    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  8.779    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.229ns (23.706%)  route 0.737ns (76.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 11.649 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.654ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.589ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.657     1.865    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y84         FDRE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.944 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.153    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X56Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.303 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.528     2.831    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X57Y83         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.481    11.649    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y83         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.159    11.808    
                         clock uncertainty           -0.130    11.678    
    SLICE_X57Y83         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.612    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  8.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.053ns (27.320%)  route 0.141ns (72.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.928ns (routing 0.357ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.404ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.928     1.067    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y85         FDPE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.106 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.157    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y85         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.171 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.090     1.261    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y85         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.053     1.225    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.149     1.076    
    SLICE_X51Y85         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.056    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.053ns (27.320%)  route 0.141ns (72.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.928ns (routing 0.357ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.404ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.928     1.067    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y85         FDPE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.106 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.157    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y85         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.171 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.090     1.261    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y85         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.053     1.225    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.149     1.076    
    SLICE_X51Y85         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.056    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.053ns (22.650%)  route 0.181ns (77.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.928ns (routing 0.357ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.404ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.928     1.067    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y85         FDPE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.106 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.157    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y85         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.171 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.301    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y85         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.052     1.224    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.116     1.108    
    SLICE_X52Y85         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.088    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.053ns (22.650%)  route 0.181ns (77.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.928ns (routing 0.357ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.404ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.928     1.067    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y85         FDPE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.106 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.157    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y85         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.171 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.301    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y85         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.052     1.224    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.116     1.108    
    SLICE_X52Y85         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.088    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.053ns (22.650%)  route 0.181ns (77.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.928ns (routing 0.357ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.404ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.928     1.067    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y85         FDPE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.106 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.157    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y85         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.171 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.301    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y85         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.052     1.224    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.116     1.108    
    SLICE_X52Y85         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.088    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.053ns (22.650%)  route 0.181ns (77.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.928ns (routing 0.357ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.404ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.928     1.067    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y85         FDPE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.106 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.157    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y85         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.171 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.301    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y85         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.052     1.224    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.116     1.108    
    SLICE_X52Y85         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.088    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.053ns (22.650%)  route 0.181ns (77.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.928ns (routing 0.357ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.404ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.928     1.067    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y85         FDPE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.106 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.157    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y85         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.171 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.301    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y85         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.052     1.224    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.116     1.108    
    SLICE_X52Y85         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.088    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.053ns (22.650%)  route 0.181ns (77.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.928ns (routing 0.357ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.404ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.928     1.067    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y85         FDPE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.106 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.157    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y85         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.171 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.301    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y85         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.048     1.220    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.116     1.104    
    SLICE_X52Y85         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.084    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.053ns (22.650%)  route 0.181ns (77.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.928ns (routing 0.357ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.404ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.928     1.067    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y85         FDPE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.106 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.157    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y85         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.171 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.301    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y85         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.048     1.220    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.116     1.104    
    SLICE_X52Y85         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.084    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.053ns (22.650%)  route 0.181ns (77.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.928ns (routing 0.357ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.404ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        0.928     1.067    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y85         FDPE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.106 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.157    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y85         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.171 f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.301    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y85         FDCE                                         f  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_101_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_101_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4837, routed)        1.048     1.220    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y85         FDCE                                         r  design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.116     1.104    
    SLICE_X52Y85         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.084    design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.217    





