Abstract This paper concerns a decoding strategy to improve the throughput in NAND flash memory using low-density parity-check (LDPC) codes. As the reliability of NAND flash memory continues degrading, conventional error correction codes have become increasingly inadequate. LDPC code is highly desirable, due to its powerful correction strength. However, in order to maximize the correction strength, LDPC codes demand fine-grained memory sensing, leading to a significant read latency penalty. To address the drawbacks caused by soft-decision LDPC decoding, this paper proposes a hybrid hard-/soft-decision LDPC decoding strategy. Simulation results show that the proposed approach could reduce the read latency penalty and hence improve the decoding throughput up to 30Â %, especially in early lifetime of NAND flash memory, compared with the conventional decoding with equivalent area.
LDPC                1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Low-density_parity-check_code

LDPC                          1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Low-density_parity-check_code

NAND flash memory             1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Flash_memory          

error correction              0.9999935981311694^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Forward_error_correction

LDPC code                     1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Low-density_parity-check_code

NAND flash memory             1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Flash_memory          

memory                        0.9834029649136814^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Computer_memory       

latency                       0.9999999998989324^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Latency_(engineering) 

soft-decision                 1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Soft-decision_decoder 

soft-decision                 1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Soft-decision_decoder 

NAND flash memory             1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Flash_memory          

latency                       0.9999999998989324^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Latency_(engineering) 

LDPC codes                    1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Low-density_parity-check_code

low-density parity-check (LDPC) codes1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Low-density_parity-check_code

hybrid                        0.9102157759451821^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Hybrid_vehicle        

