0-prep 0h0m0s434ms
1-yosys 0h0m1s100ms
2-opensta 0h0m1s229ms
3-verilog2def_openroad 0h0m1s500ms
4-ioPlacer 0h0m1s175ms
5-tapcell 0h0m1s159ms
6-klayout_scrot 0h0m4s248ms
7-pdn 0h0m1s478ms
8-replace 0h0m0s244ms
8-resizer 0h0m1s757ms
9-write_verilog 0h0m1s179ms
10-opensta_post_resizer 0h0m1s250ms
11-opendp 0h0m1s210ms
12-klayout_scrot 0h0m4s286ms
13-resizer_timing 0h0m1s482ms
14-write_verilog 0h0m1s167ms
15-opensta_post_resizer_timing 0h0m1s236ms
16-fastroute 0h0m2s740ms
17-addspacers 0h0m1s195ms
18-write_verilog 0h0m1s253ms
19-tritonRoute 0h0m1s909ms
20-klayout_scrot 0h0m4s303ms
21-spef_extraction 0h0m0s361ms
22-opensta_spef 0h0m1s231ms
24-write_verilog 0h0m1s187ms
26-klayout_scrot 0h0m4s201ms
29-magic_gen 0h0m5s70ms
30-klayout 0h0m4s32ms
31-klayout_scrot 0h0m4s320ms
33-klayout_scrot 0h0m4s212ms
34-klayout_xor 0h0m9s182ms
35-magic_ext_spice 0h0m0s343ms
36-lvs 0h0m0s85ms
37-magic_drc 0h0m0s859ms
39-or_antenna 0h0m1s293ms
40-cvc 0h0m0s140ms