#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov 21 14:21:38 2022
# Process ID: 12796
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14592 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
# Log file: D:/intelligent_traffic_light/intellight/top_level/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/top_level\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/top_level/top_level.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator/Intellight_Accelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.723 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/intelligent_traffic_light/intellight/top_level/top_level/top_level.srcs/utils_1/imports/synth_1/top_level_wrapper.dcp with file D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1/top_level_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'top_level.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_0, cache-ID = 42ad08fd9091ea99; cache size = 44.476 MB.
[Mon Nov 21 14:51:18 2022] Launched top_level_axi_intc_0_0_synth_1, synth_1...
Run output will be captured here:
top_level_axi_intc_0_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_axi_intc_0_0_synth_1/runme.log
synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1/runme.log
[Mon Nov 21 14:51:18 2022] Launched impl_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.723 ; gain = 0.000
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>...
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <top_level> from block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1685.723 ; gain = 0.000
create_bd_cell -type container -reference Q_Matrix_AXI Q_Matrix_AXI_0
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_AXI_inst_0\Q_Matrix_AXI_inst_0.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Slave segment '/axi_aram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/S_AXI_0' at <0x0000_0000 [ 4K ]>.
Slave segment '/axi_aram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/S_AXI_1' at <0x0000_0000 [ 4K ]>.
Slave segment '/axi_aram_ctrl_2/S_AXI/Mem0' is being assigned into address space '/S_AXI_2' at <0x0000_0000 [ 4K ]>.
Slave segment '/axi_aram_ctrl_3/S_AXI/Mem0' is being assigned into address space '/S_AXI_3' at <0x0000_0000 [ 4K ]>.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_B(64) on '/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_B(64) on '/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_B(64) on '/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_B(64) on '/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_B(64) on '/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_B(64) on '/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_B(64) on '/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_B(64) on '/action_ram_3' with propagated value(32). Command ignored
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_AXI_inst_0\Q_Matrix_AXI_inst_0.bd> 
Wrote  : <d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_AXI_inst_0/ui/bd_38e1ebb4.ui> 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_AXI_0/S_AXI_0} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_AXI_0/S_AXI_0]
Slave segment '/Q_Matrix_AXI_0/axi_aram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_AXI_0/S_AXI_1} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_AXI_0/S_AXI_1]
Slave segment '/Q_Matrix_AXI_0/axi_aram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4200_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_AXI_0/S_AXI_2} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_AXI_0/S_AXI_2]
Slave segment '/Q_Matrix_AXI_0/axi_aram_ctrl_2/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4400_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_AXI_0/S_AXI_3} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_AXI_0/S_AXI_3]
Slave segment '/Q_Matrix_AXI_0/axi_aram_ctrl_3/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4600_0000 [ 8K ]>.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {63}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Q_Matrix_AXI_0/D_new]
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/rst] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Q_Matrix_AXI_0/rst] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]'
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/rst] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
save_bd_design
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_AXI_inst_0\Q_Matrix_AXI_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {64}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_AXI_inst_0\Q_Matrix_AXI_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins Q_Matrix_AXI_0/wen0]
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/wen1] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/wen2] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/wen3] [get_bd_pins xlconstant_1/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {31}] [get_bd_cells xlconstant_2]
set_property -dict [list CONFIG.CONST_WIDTH {32}] [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins Q_Matrix_AXI_0/wr_addr]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {8}] [get_bd_cells xlconstant_3]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins Q_Matrix_AXI_0/wen]
save_bd_design
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_AXI_inst_0\Q_Matrix_AXI_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_AXI_0/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_AXI_0/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_B(64) on '/Q_Matrix_AXI_0/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_B(64) on '/Q_Matrix_AXI_0/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_AXI_0/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_AXI_0/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_B(64) on '/Q_Matrix_AXI_0/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_B(64) on '/Q_Matrix_AXI_0/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_AXI_0/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_AXI_0/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_B(64) on '/Q_Matrix_AXI_0/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_B(64) on '/Q_Matrix_AXI_0/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_AXI_0/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_AXI_0/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_B(64) on '/Q_Matrix_AXI_0/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_B(64) on '/Q_Matrix_AXI_0/action_ram_3' with propagated value(32). Command ignored
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_AXI_inst_0\Q_Matrix_AXI_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_AXI_inst_0\Q_Matrix_AXI_inst_0.bd> 
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1722.289 ; gain = 19.898
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
INFO: [BD 41-1662] The design 'top_level.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_AXI_inst_0\Q_Matrix_AXI_inst_0.bd> 
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_AXI_inst_0\Q_Matrix_AXI_inst_0.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_1/top_level_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_AXI_inst_0\Q_Matrix_AXI_inst_0.bd> 
INFO: [BD 41-1662] The design 'Q_Matrix_AXI_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_0/dinb'(64) to pin: '/axi_aram_ctrl_0/bram_wrdata_a'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_0/addrb'(32) to pin: '/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_0/web'(8) to pin: '/axi_aram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_aram_ctrl_0/bram_rddata_a'(32) to pin: '/action_ram_0/doutb'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_1/dinb'(64) to pin: '/axi_aram_ctrl_1/bram_wrdata_a'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_1/addrb'(32) to pin: '/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_1/web'(8) to pin: '/axi_aram_ctrl_1/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_aram_ctrl_1/bram_rddata_a'(32) to pin: '/action_ram_1/doutb'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_2/dinb'(64) to pin: '/axi_aram_ctrl_2/bram_wrdata_a'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_2/addrb'(32) to pin: '/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_2/web'(8) to pin: '/axi_aram_ctrl_2/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_aram_ctrl_2/bram_rddata_a'(32) to pin: '/action_ram_2/doutb'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_3/dinb'(64) to pin: '/axi_aram_ctrl_3/bram_wrdata_a'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_3/addrb'(32) to pin: '/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_3/web'(8) to pin: '/axi_aram_ctrl_3/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_aram_ctrl_3/bram_rddata_a'(32) to pin: '/action_ram_3/doutb'(64) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_AXI_inst_0/synth/Q_Matrix_AXI_inst_0.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_0/dinb'(64) to pin: '/axi_aram_ctrl_0/bram_wrdata_a'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_0/addrb'(32) to pin: '/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_0/web'(8) to pin: '/axi_aram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_aram_ctrl_0/bram_rddata_a'(32) to pin: '/action_ram_0/doutb'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_1/dinb'(64) to pin: '/axi_aram_ctrl_1/bram_wrdata_a'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_1/addrb'(32) to pin: '/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_1/web'(8) to pin: '/axi_aram_ctrl_1/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_aram_ctrl_1/bram_rddata_a'(32) to pin: '/action_ram_1/doutb'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_2/dinb'(64) to pin: '/axi_aram_ctrl_2/bram_wrdata_a'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_2/addrb'(32) to pin: '/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_2/web'(8) to pin: '/axi_aram_ctrl_2/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_aram_ctrl_2/bram_rddata_a'(32) to pin: '/action_ram_2/doutb'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_3/dinb'(64) to pin: '/axi_aram_ctrl_3/bram_wrdata_a'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_3/addrb'(32) to pin: '/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/action_ram_3/web'(8) to pin: '/axi_aram_ctrl_3/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_aram_ctrl_3/bram_rddata_a'(32) to pin: '/action_ram_3/doutb'(64) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_AXI_inst_0/sim/Q_Matrix_AXI_inst_0.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_AXI_inst_0/hdl/Q_Matrix_AXI_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_aram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_aram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_aram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_aram_ctrl_3 .
Exporting to file d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_AXI_inst_0/hw_handoff/Q_Matrix_AXI_inst_0.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_AXI_inst_0/synth/Q_Matrix_AXI_inst_0.hwdef
Exporting to file d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1743.629 ; gain = 21.340
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_action_ram_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Q_Matrix_AXI_inst_0_action_ram_0_0, cache-ID = 810bf34c8b898233; cache size = 44.690 MB.
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_action_ram_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Q_Matrix_AXI_inst_0_action_ram_1_0, cache-ID = 810bf34c8b898233; cache size = 44.690 MB.
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_action_ram_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Q_Matrix_AXI_inst_0_action_ram_2_0, cache-ID = 810bf34c8b898233; cache size = 44.690 MB.
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_action_ram_3_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Q_Matrix_AXI_inst_0_action_ram_3_0, cache-ID = 810bf34c8b898233; cache size = 44.690 MB.
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0] }
catch { config_ip_cache -export [get_ips -all top_level_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0_synth_1 top_level_xbar_0_synth_1 top_level_auto_pc_1_synth_1 top_level_auto_pc_0_synth_1 -jobs 6
[Mon Nov 21 14:59:55 2022] Launched Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0_synth_1, Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0_synth_1, Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0_synth_1, Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0_synth_1, top_level_xbar_0_synth_1, top_level_auto_pc_1_synth_1, top_level_auto_pc_0_synth_1...
Run output will be captured here:
Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0_synth_1/runme.log
Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0_synth_1/runme.log
Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0_synth_1/runme.log
Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0_synth_1/runme.log
top_level_xbar_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_xbar_0_synth_1/runme.log
top_level_auto_pc_1_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_auto_pc_1_synth_1/runme.log
top_level_auto_pc_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/intelligent_traffic_light/intellight/top_level/top_level/top_level.srcs/utils_1/imports/synth_1/top_level_wrapper.dcp with file D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1/top_level_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 21 15:02:39 2022] Launched synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1/runme.log
[Mon Nov 21 15:02:39 2022] Launched impl_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets xlconstant_2_dout] [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets xlconstant_3_dout] [get_bd_cells xlconstant_3]
delete_bd_objs [get_bd_nets rst_1] [get_bd_nets xlconstant_1_dout] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells Q_Matrix_AXI_0]
delete_bd_objs [get_bd_cells xlconstant_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 Intellight_Accelerat_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Intellight_Accelerat_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Intellight_Accelerat_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Intellight_Accelerat_0/S00_AXI]
Slave segment '/Intellight_Accelerat_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
create_bd_cell -type container -reference Q_Matrix Q_Matrix_0
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ui/bd_60a34e87.ui> 
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.770 ; gain = 10.160
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Q_Matrix_0/clk]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/D_new] [get_bd_pins Q_Matrix_0/D_new]
connect_bd_net [get_bd_pins Q_Matrix_0/rst] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
regenerate_bd_layout
startgroup
connect_bd_net [get_bd_pins Q_Matrix_0/rd_addr] [get_bd_pins Intellight_Accelerat_0/rd_addr]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/rd_addr] [get_bd_pins Q_Matrix_0/wen]
endgroup
connect_bd_net [get_bd_pins Q_Matrix_0/wr_addr] [get_bd_pins Intellight_Accelerat_0/wr_addr]
disconnect_bd_net /rd_addr_1 [get_bd_pins Q_Matrix_0/wen]
connect_bd_net [get_bd_pins Q_Matrix_0/wen] [get_bd_pins Intellight_Accelerat_0/wen_bram]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen0] [get_bd_pins Q_Matrix_0/wen0]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen1] [get_bd_pins Q_Matrix_0/wen1]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen2] [get_bd_pins Q_Matrix_0/wen2]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen3] [get_bd_pins Q_Matrix_0/wen3]
delete_bd_objs [get_bd_nets intr_0_1] [get_bd_ports intr_0]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/finish] [get_bd_pins axi_intc_0/intr]
regenerate_bd_layout
connect_bd_net [get_bd_pins Intellight_Accelerat_0/rst] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road0] [get_bd_pins Intellight_Accelerat_0/D_road0]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road1] [get_bd_pins Intellight_Accelerat_0/D_road1]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road2] [get_bd_pins Intellight_Accelerat_0/D_road2]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road3] [get_bd_pins Intellight_Accelerat_0/D_road3]
regenerate_bd_layout
save_bd_design
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M03_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
make_wrapper: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1792.145 ; gain = 1.375
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
INFO: [BD 41-1662] The design 'top_level.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
INFO: [BD 41-1662] The design 'top_level.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
Wrote  : <d:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
