==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../Desktop/quantTest/sum.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/quantTest/mtimes.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/quantTest/max.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/quantTest/lenetSynthMatlab_fixpt_terminate.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/quantTest/lenetSynthMatlab_fixpt_initialize.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/quantTest/lenetSynthMatlab_fixpt_data.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/quantTest/lenetSynthMatlab_fixpt.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 375.660 ; gain = 0.117 ; free physical = 3252 ; free virtual = 5393
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 375.660 ; gain = 0.117 ; free physical = 3252 ; free virtual = 5393
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 375.734 ; gain = 0.191 ; free physical = 3243 ; free virtual = 5389
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'c_max' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233) automatically.
INFO: [XFORM 203-602] Inlining function 'e_max' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:294) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'f_max' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:359) automatically.
INFO: [XFORM 203-602] Inlining function 'mtimes' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:364) automatically.
INFO: [XFORM 203-602] Inlining function 'b_mtimes' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 375.734 ; gain = 0.191 ; free physical = 3242 ; free virtual = 5389
INFO: [XFORM 203-102] Automatically partitioning small array 'b_relu1ActivationMap' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x0' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:58) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'b_relu1ActivationMap' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x0' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:58) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'c_max' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:233) automatically.
INFO: [XFORM 203-602] Inlining function 'e_max' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:294) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'f_max' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:359) automatically.
INFO: [XFORM 203-602] Inlining function 'mtimes' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:364) automatically.
INFO: [XFORM 203-602] Inlining function 'b_mtimes' into 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:390) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../Desktop/quantTest/max.c:110:8) to (../Desktop/quantTest/mtimes.c:52:8) in function 'lenetSynthMatlab_fixpt'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lenetSynthMatlab_fixpt' (../Desktop/quantTest/lenetSynthMatlab_fixpt.c:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'd_max' (../Desktop/quantTest/max.c:64)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 503.543 ; gain = 128.000 ; free physical = 3220 ; free virtual = 5367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 567.543 ; gain = 192.000 ; free physical = 3163 ; free virtual = 5311
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenetSynthMatlab_fixpt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.54 seconds; current allocated memory: 140.317 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 140.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 141.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 141.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 142.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 143.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 143.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'd_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 143.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 143.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 144.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 145.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 145.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 145.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenetSynthMatlab_fixpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 147.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 148.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fixpt_urem_5ns_4ns_5_9_seq_1' to 'lenetSynthMatlab_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 149.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_max'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 150.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fixpt_urem_8ns_4ns_4_12_seq_1' to 'lenetSynthMatlab_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fixpt_urem_5ns_4ns_3_9_seq_1' to 'lenetSynthMatlab_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fixpt_urem_5ns_4ns_4_9_seq_1' to 'lenetSynthMatlab_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 152.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'd_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 156.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'd_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'd_max'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 158.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fixpt_urem_9ns_4ns_4_13_seq_1' to 'lenetSynthMatlab_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fixpt_urem_7ns_4ns_7_11_seq_1' to 'lenetSynthMatlab_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fixpt_urem_7ns_4ns_4_11_seq_1' to 'lenetSynthMatlab_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fixpt_mul_mul_11ns_9ns_20_1_1' to 'lenetSynthMatlab_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_ibs': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 160.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'g_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 163.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenetSynthMatlab_fixpt' 
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

