-- VHDL for IBM SMS ALD page 13.63.01.1
-- Title: E CH END OF REC+END OF TRANS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/31/2020 9:58:28 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_63_01_1_E_CH_END_OF_REC_END_OF_TRANS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_E_CH_LAST_INPUT_CYCLE:	 in STD_LOGIC;
		PS_WRAP_AROUND_CONDITIONS:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_B_CH_GROUP_MARK_DOT_WM:	 in STD_LOGIC;
		MS_W_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		MS_R_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_E_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		MS_1401_CARD_PRINT_IN_PROC:	 in STD_LOGIC;
		PS_END_OF_RECORD_STAR_1311:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_OR_W:	 in STD_LOGIC;
		PS_E_CH_LAST_INPUT_CYCLE:	 in STD_LOGIC;
		PS_LOGIC_GATE_W:	 in STD_LOGIC;
		MS_E_CH_END_OF_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_E_CH_SIF_SENSE_OR_CONTROL:	 in STD_LOGIC;
		PS_UNIT_CTRL_OP_CODE:	 in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A:	 in STD_LOGIC;
		MS_E_CH_RESET:	 in STD_LOGIC;
		PS_INT_END_OF_XFER_STAR_1311:	 in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRANSFER:	 in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_E1_REG_FULL:	 in STD_LOGIC;
		PS_E2_REG_FULL:	 in STD_LOGIC;
		PS_E_CH_END_OF_RECORD_LATCH:	 out STD_LOGIC;
		MS_E_CH_INT_END_OF_TRANSFER:	 out STD_LOGIC;
		PS_E_CH_INT_END_OF_TRANSFER:	 out STD_LOGIC);
end ALD_13_63_01_1_E_CH_END_OF_REC_END_OF_TRANS_ACC;

architecture behavioral of ALD_13_63_01_1_E_CH_END_OF_REC_END_OF_TRANS_ACC is 

	signal OUT_3B_G: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_3D_R: STD_LOGIC;
	signal OUT_4E_E: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_2E_P: STD_LOGIC;
	signal OUT_5F_D: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_3F_E: STD_LOGIC;
	signal OUT_3F_E_Latch: STD_LOGIC;
	signal OUT_2F_D: STD_LOGIC;
	signal OUT_2F_D_Latch: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_5G_K: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_2G_C: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_3H_C_Latch: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_2H_C_Latch: STD_LOGIC;
	signal OUT_1H_R: STD_LOGIC;
	signal OUT_5I_E: STD_LOGIC;
	signal OUT_2I_B: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;
	signal OUT_DOT_2E: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;
	signal OUT_DOT_3F: STD_LOGIC;
	signal OUT_DOT_5H: STD_LOGIC;

begin

	OUT_3B_G <= NOT(MS_E_CH_LAST_INPUT_CYCLE AND PS_WRAP_AROUND_CONDITIONS AND PS_E_CYCLE );
	OUT_3C_G <= NOT(PS_2ND_CLOCK_PULSE_2 AND PS_LOGIC_GATE_F_OR_W );
	OUT_3D_R <= NOT(PS_E_CYCLE AND PS_B_CH_GROUP_MARK_DOT_WM );
	OUT_4E_E <= NOT(MS_R_SYMBOL_OP_MODIFIER AND MS_E_CH_2ND_ADDR_TRF AND MS_W_SYMBOL_OP_MODIFIER );
	OUT_3E_C <= NOT(PS_LOGIC_GATE_F_1 AND OUT_DOT_4E AND MS_1401_CARD_PRINT_IN_PROC );
	OUT_2E_P <= NOT(OUT_5G_K AND OUT_4F_E );
	OUT_5F_D <= NOT(PS_LOGIC_GATE_F_OR_W AND PS_E_CH_LAST_INPUT_CYCLE );
	OUT_4F_E <= NOT(PS_B_CH_GROUP_MARK_DOT_WM AND PS_E_CYCLE AND PS_LOGIC_GATE_W );
	OUT_3F_E_Latch <= NOT(OUT_DOT_2E AND MS_E_CH_END_OF_2ND_ADDR_TRF AND MS_E_CH_RESET );
	OUT_2F_D_Latch <= NOT(OUT_3F_E AND OUT_DOT_3E AND OUT_DOT_3F );
	OUT_1F_C <= NOT OUT_3F_E;
	OUT_5G_K <= NOT(PS_UNIT_CTRL_OP_CODE AND PS_E_CH_STATUS_SAMPLE_A );
	OUT_3G_P <= NOT(OUT_5G_K );
	OUT_2G_C <= NOT(OUT_4F_E AND OUT_DOT_3F AND OUT_DOT_3E );
	OUT_5H_C <= NOT(PS_E_CH_EXT_END_OF_TRANSFER AND PS_E_CH_OUTPUT_MODE );
	OUT_3H_C_Latch <= NOT(MS_E_CH_END_OF_2ND_ADDR_TRF AND OUT_DOT_3G AND MS_E_CH_RESET );
	OUT_2H_C_Latch <= NOT(OUT_5F_D AND OUT_3H_C AND OUT_DOT_5H );
	OUT_1H_R <= NOT OUT_DOT_3G;
	OUT_5I_E <= NOT(PS_2ND_CLOCK_PULSE_2 AND PS_E1_REG_FULL AND PS_E2_REG_FULL );
	OUT_2I_B <= NOT OUT_3H_C;
	OUT_DOT_4E <= OUT_4E_E OR PS_E_CH_SIF_SENSE_OR_CONTROL;
	OUT_DOT_3E <= OUT_3D_R OR OUT_3E_C;
	OUT_DOT_2E <= OUT_2E_P OR PS_END_OF_RECORD_STAR_1311 OR OUT_2F_D;
	OUT_DOT_3G <= OUT_3G_P OR OUT_2G_C OR PS_INT_END_OF_XFER_STAR_1311 OR OUT_2H_C;
	OUT_DOT_3F <= OUT_3B_G OR OUT_3C_G;
	OUT_DOT_5H <= OUT_5H_C OR OUT_5I_E;

	PS_E_CH_END_OF_RECORD_LATCH <= OUT_1F_C;
	MS_E_CH_INT_END_OF_TRANSFER <= OUT_1H_R;
	PS_E_CH_INT_END_OF_TRANSFER <= OUT_2I_B;

	Latch_3F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3F_E_Latch,
		Q => OUT_3F_E,
		QBar => OPEN );

	Latch_2F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2F_D_Latch,
		Q => OUT_2F_D,
		QBar => OPEN );

	Latch_3H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3H_C_Latch,
		Q => OUT_3H_C,
		QBar => OPEN );

	Latch_2H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2H_C_Latch,
		Q => OUT_2H_C,
		QBar => OPEN );


end;
