--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml TankBattle_CPU.twx TankBattle_CPU.ncd -o
TankBattle_CPU.twr TankBattle_CPU.pcf -ucf ok.ucf

Design file:              TankBattle_CPU.ncd
Physical constraint file: TankBattle_CPU.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 121995 paths analyzed, 27038 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.862ns.
--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o8596_0 (SLICE_X63Y142.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U2/MEM/U104/_o8596_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.307ns (Levels of Logic = 2)
  Clock Path Skew:      -0.520ns (0.990 - 1.510)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U2/MEM/U104/_o8596_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y42.AQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X26Y209.B6     net (fanout=331)      5.582   rst
    SLICE_X26Y209.B      Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X64Y139.D5     net (fanout=256)      2.626   U2/MEM/U104/_n05001
    SLICE_X64Y139.D      Tilo                  0.043   U2/MEM/U104/_o8588<7>
                                                       U2/MEM/U104/_n05961
    SLICE_X63Y142.CE     net (fanout=8)        0.589   U2/MEM/U104/_n0596
    SLICE_X63Y142.CLK    Tceck                 0.201   U2/MEM/U104/_o8596<3>
                                                       U2/MEM/U104/_o8596_0
    -------------------------------------------------  ---------------------------
    Total                                      9.307ns (0.510ns logic, 8.797ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o8596_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (0.990 - 1.114)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o8596_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y147.BQ     Tcko                  0.259   U2/wd
                                                       U2/U103/BWD
    SLICE_X37Y172.B3     net (fanout=4)        1.026   U2/wd
    SLICE_X37Y172.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X26Y209.B4     net (fanout=22)       1.664   U2/MEM/U104/we_full_AND_2_o
    SLICE_X26Y209.B      Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X64Y139.D5     net (fanout=256)      2.626   U2/MEM/U104/_n05001
    SLICE_X64Y139.D      Tilo                  0.043   U2/MEM/U104/_o8588<7>
                                                       U2/MEM/U104/_n05961
    SLICE_X63Y142.CE     net (fanout=8)        0.589   U2/MEM/U104/_n0596
    SLICE_X63Y142.CLK    Tceck                 0.201   U2/MEM/U104/_o8596<3>
                                                       U2/MEM/U104/_o8596_0
    -------------------------------------------------  ---------------------------
    Total                                      6.494ns (0.589ns logic, 5.905ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o8596_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.115ns (1.095 - 1.210)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o8596_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y172.BQ     Tcko                  0.223   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X37Y172.B2     net (fanout=3)        0.368   U2/MEM/U104/full
    SLICE_X37Y172.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X26Y209.B4     net (fanout=22)       1.664   U2/MEM/U104/we_full_AND_2_o
    SLICE_X26Y209.B      Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X64Y139.D5     net (fanout=256)      2.626   U2/MEM/U104/_n05001
    SLICE_X64Y139.D      Tilo                  0.043   U2/MEM/U104/_o8588<7>
                                                       U2/MEM/U104/_n05961
    SLICE_X63Y142.CE     net (fanout=8)        0.589   U2/MEM/U104/_n0596
    SLICE_X63Y142.CLK    Tceck                 0.201   U2/MEM/U104/_o8596<3>
                                                       U2/MEM/U104/_o8596_0
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (0.553ns logic, 5.247ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o8596_1 (SLICE_X63Y142.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U2/MEM/U104/_o8596_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.307ns (Levels of Logic = 2)
  Clock Path Skew:      -0.520ns (0.990 - 1.510)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U2/MEM/U104/_o8596_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y42.AQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X26Y209.B6     net (fanout=331)      5.582   rst
    SLICE_X26Y209.B      Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X64Y139.D5     net (fanout=256)      2.626   U2/MEM/U104/_n05001
    SLICE_X64Y139.D      Tilo                  0.043   U2/MEM/U104/_o8588<7>
                                                       U2/MEM/U104/_n05961
    SLICE_X63Y142.CE     net (fanout=8)        0.589   U2/MEM/U104/_n0596
    SLICE_X63Y142.CLK    Tceck                 0.201   U2/MEM/U104/_o8596<3>
                                                       U2/MEM/U104/_o8596_1
    -------------------------------------------------  ---------------------------
    Total                                      9.307ns (0.510ns logic, 8.797ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o8596_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (0.990 - 1.114)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o8596_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y147.BQ     Tcko                  0.259   U2/wd
                                                       U2/U103/BWD
    SLICE_X37Y172.B3     net (fanout=4)        1.026   U2/wd
    SLICE_X37Y172.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X26Y209.B4     net (fanout=22)       1.664   U2/MEM/U104/we_full_AND_2_o
    SLICE_X26Y209.B      Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X64Y139.D5     net (fanout=256)      2.626   U2/MEM/U104/_n05001
    SLICE_X64Y139.D      Tilo                  0.043   U2/MEM/U104/_o8588<7>
                                                       U2/MEM/U104/_n05961
    SLICE_X63Y142.CE     net (fanout=8)        0.589   U2/MEM/U104/_n0596
    SLICE_X63Y142.CLK    Tceck                 0.201   U2/MEM/U104/_o8596<3>
                                                       U2/MEM/U104/_o8596_1
    -------------------------------------------------  ---------------------------
    Total                                      6.494ns (0.589ns logic, 5.905ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o8596_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.115ns (1.095 - 1.210)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o8596_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y172.BQ     Tcko                  0.223   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X37Y172.B2     net (fanout=3)        0.368   U2/MEM/U104/full
    SLICE_X37Y172.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X26Y209.B4     net (fanout=22)       1.664   U2/MEM/U104/we_full_AND_2_o
    SLICE_X26Y209.B      Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X64Y139.D5     net (fanout=256)      2.626   U2/MEM/U104/_n05001
    SLICE_X64Y139.D      Tilo                  0.043   U2/MEM/U104/_o8588<7>
                                                       U2/MEM/U104/_n05961
    SLICE_X63Y142.CE     net (fanout=8)        0.589   U2/MEM/U104/_n0596
    SLICE_X63Y142.CLK    Tceck                 0.201   U2/MEM/U104/_o8596<3>
                                                       U2/MEM/U104/_o8596_1
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (0.553ns logic, 5.247ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o8596_2 (SLICE_X63Y142.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U2/MEM/U104/_o8596_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.307ns (Levels of Logic = 2)
  Clock Path Skew:      -0.520ns (0.990 - 1.510)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U2/MEM/U104/_o8596_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y42.AQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X26Y209.B6     net (fanout=331)      5.582   rst
    SLICE_X26Y209.B      Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X64Y139.D5     net (fanout=256)      2.626   U2/MEM/U104/_n05001
    SLICE_X64Y139.D      Tilo                  0.043   U2/MEM/U104/_o8588<7>
                                                       U2/MEM/U104/_n05961
    SLICE_X63Y142.CE     net (fanout=8)        0.589   U2/MEM/U104/_n0596
    SLICE_X63Y142.CLK    Tceck                 0.201   U2/MEM/U104/_o8596<3>
                                                       U2/MEM/U104/_o8596_2
    -------------------------------------------------  ---------------------------
    Total                                      9.307ns (0.510ns logic, 8.797ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o8596_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (0.990 - 1.114)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o8596_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y147.BQ     Tcko                  0.259   U2/wd
                                                       U2/U103/BWD
    SLICE_X37Y172.B3     net (fanout=4)        1.026   U2/wd
    SLICE_X37Y172.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X26Y209.B4     net (fanout=22)       1.664   U2/MEM/U104/we_full_AND_2_o
    SLICE_X26Y209.B      Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X64Y139.D5     net (fanout=256)      2.626   U2/MEM/U104/_n05001
    SLICE_X64Y139.D      Tilo                  0.043   U2/MEM/U104/_o8588<7>
                                                       U2/MEM/U104/_n05961
    SLICE_X63Y142.CE     net (fanout=8)        0.589   U2/MEM/U104/_n0596
    SLICE_X63Y142.CLK    Tceck                 0.201   U2/MEM/U104/_o8596<3>
                                                       U2/MEM/U104/_o8596_2
    -------------------------------------------------  ---------------------------
    Total                                      6.494ns (0.589ns logic, 5.905ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o8596_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.115ns (1.095 - 1.210)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o8596_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y172.BQ     Tcko                  0.223   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X37Y172.B2     net (fanout=3)        0.368   U2/MEM/U104/full
    SLICE_X37Y172.B      Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X26Y209.B4     net (fanout=22)       1.664   U2/MEM/U104/we_full_AND_2_o
    SLICE_X26Y209.B      Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X64Y139.D5     net (fanout=256)      2.626   U2/MEM/U104/_n05001
    SLICE_X64Y139.D      Tilo                  0.043   U2/MEM/U104/_o8588<7>
                                                       U2/MEM/U104/_n05961
    SLICE_X63Y142.CE     net (fanout=8)        0.589   U2/MEM/U104/_n0596
    SLICE_X63Y142.CLK    Tceck                 0.201   U2/MEM/U104/_o8596<3>
                                                       U2/MEM/U104/_o8596_2
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (0.553ns logic, 5.247ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y24.DIADI1), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U103/MWord_28 (FF)
  Destination:          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.456ns (2.101 - 1.645)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    U2/mclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U2/U103/MWord_28 to U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y136.AQ        Tcko                  0.118   U2/U103/MWord<31>
                                                          U2/U103/MWord_28
    SLICE_X47Y134.B5        net (fanout=1)        0.160   U2/U103/MWord<28>
    SLICE_X47Y134.B         Tilo                  0.028   U2/MEM/U104/_o8676<5>
                                                          U2/U103/Mmux_MMDo211
    RAMB36_X2Y24.DIADI1     net (fanout=129)      0.494   U2/MBDi<28>
    RAMB36_X2Y24.CLKARDCLKU Trckd_DIA   (-Th)     0.296   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.504ns (-0.150ns logic, 0.654ns route)
                                                          (-29.8% logic, 129.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.092 - 0.081)
  Source Clock:         U2/mclk rising at 10.000ns
  Destination Clock:    U2/mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y24.DOADO1     Trcko_DOA             0.585   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y134.B2        net (fanout=2)        0.562   ram_data_out<28>
    SLICE_X47Y134.B         Tilo                  0.028   U2/MEM/U104/_o8676<5>
                                                          U2/U103/Mmux_MMDo211
    RAMB36_X2Y24.DIADI1     net (fanout=129)      0.494   U2/MBDi<28>
    RAMB36_X2Y24.CLKARDCLKU Trckd_DIA   (-Th)     0.296   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         1.373ns (0.317ns logic, 1.056ns route)
                                                          (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_14 (FF)
  Destination:          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.379ns (2.101 - 1.722)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    U2/mclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_14 to U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y71.CQ         Tcko                  0.118   SW_OK<15>
                                                          U9/SW_OK_14
    SLICE_X47Y134.B3        net (fanout=81)       1.487   SW_OK<14>
    SLICE_X47Y134.B         Tilo                  0.028   U2/MEM/U104/_o8676<5>
                                                          U2/U103/Mmux_MMDo211
    RAMB36_X2Y24.DIADI1     net (fanout=129)      0.494   U2/MBDi<28>
    RAMB36_X2Y24.CLKARDCLKU Trckd_DIA   (-Th)     0.296   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         1.831ns (-0.150ns logic, 1.981ns route)
                                                          (-8.2% logic, 108.2% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U100/Rx_Data_1 (SLICE_X20Y150.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/MEM/U100/Rx_shift_2 (FF)
  Destination:          U2/MEM/U100/Rx_Data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.772 - 0.581)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/MEM/U100/Rx_shift_2 to U2/MEM/U100/Rx_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y149.BMUX   Tshcko                0.145   U2/MEM/U100/Rx_shift<7>
                                                       U2/MEM/U100/Rx_shift_2
    SLICE_X20Y150.BX     net (fanout=2)        0.117   U2/MEM/U100/Rx_shift<2>
    SLICE_X20Y150.CLK    Tckdi       (-Th)     0.032   U2/MEM/U100/Rx_Data<3>
                                                       U2/MEM/U100/Rx_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      0.230ns (0.113ns logic, 0.117ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U100/Rx_Data_4 (SLICE_X20Y150.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/MEM/U100/Rx_shift_5 (FF)
  Destination:          U2/MEM/U100/Rx_Data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.772 - 0.581)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/MEM/U100/Rx_shift_5 to U2/MEM/U100/Rx_Data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y149.CQ     Tcko                  0.118   U2/MEM/U100/Rx_shift<7>
                                                       U2/MEM/U100/Rx_shift_5
    SLICE_X20Y150.A3     net (fanout=2)        0.201   U2/MEM/U100/Rx_shift<5>
    SLICE_X20Y150.CLK    Tah         (-Th)     0.069   U2/MEM/U100/Rx_Data<3>
                                                       U2/MEM/U100/Rx_shift<5>_rt
                                                       U2/MEM/U100/Rx_Data_4
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.049ns logic, 0.201ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.905ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: U2/MEM/U102/Mram_data/CLKARDCLK
  Logical resource: U2/MEM/U102/Mram_data/CLKARDCLK
  Location pin: RAMB18_X1Y62.RDCLK
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X0Y31.CLKARDCLKL
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Location pin: RAMB36_X0Y31.CLKARDCLKU
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    9.862|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 121995 paths, 0 nets, and 34340 connections

Design statistics:
   Minimum period:   9.862ns{1}   (Maximum frequency: 101.399MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 22 17:33:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5233 MB



