

================================================================
== Vitis HLS Report for 'correlation'
================================================================
* Date:           Sun Jun 23 03:26:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.027 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     7334|    37094|  36.670 us|  0.185 ms|  7335|  37095|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_correlation_Pipeline_loop_0_fu_114                  |correlation_Pipeline_loop_0                  |      925|      925|  4.625 us|  4.625 us|   925|   925|       no|
        |grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124  |correlation_Pipeline_VITIS_LOOP_41_1_loop_3  |     1042|     1042|  5.210 us|  5.210 us|  1042|  1042|       no|
        |grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134         |correlation_Pipeline_VITIS_LOOP_57_3         |      169|     1129|  0.845 us|  5.645 us|   169|  1129|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_2  |     5363|    35123|  173 ~ 1133|          -|          -|    31|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      54|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    23|    14420|    8246|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     495|    -|
|Register             |        -|     -|      117|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    23|    14537|    8795|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|        1|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-------+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-------+------+-----+
    |grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124  |correlation_Pipeline_VITIS_LOOP_41_1_loop_3  |        0|   0|    335|   222|    0|
    |grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134         |correlation_Pipeline_VITIS_LOOP_57_3         |        0|   0|   2936|  1930|    0|
    |grp_correlation_Pipeline_loop_0_fu_114                  |correlation_Pipeline_loop_0                  |        0|  18|  10801|  5797|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U34                  |faddfsub_32ns_32ns_32_5_full_dsp_1           |        0|   2|    205|   219|    0|
    |fdiv_32ns_32ns_32_10_no_dsp_1_U36                       |fdiv_32ns_32ns_32_10_no_dsp_1                |        0|   0|      0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35                       |fmul_32ns_32ns_32_4_max_dsp_1                |        0|   3|    143|    78|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-------+------+-----+
    |Total                                                   |                                             |        0|  23|  14420|  8246|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_230_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln57_fu_170_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln66_fu_211_p2   |         +|   0|  0|  17|          10|           6|
    |icmp_ln54_fu_164_p2  |      icmp|   0|  0|  12|           5|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  54|          26|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  49|          9|    1|          9|
    |corr_address0       |  20|          4|   10|         40|
    |corr_ce0            |  14|          3|    1|          3|
    |corr_d0             |  14|          3|   32|         96|
    |corr_we0            |  14|          3|    1|          3|
    |data_address0       |  26|          5|   10|         50|
    |data_address1       |  20|          4|   10|         40|
    |data_ce0            |  26|          5|    1|          5|
    |data_ce1            |  20|          4|    1|          4|
    |data_we0            |   9|          2|    1|          2|
    |grp_fu_296_ce       |  20|          4|    1|          4|
    |grp_fu_296_opcode   |  20|          4|    2|          8|
    |grp_fu_296_p0       |  20|          4|   32|        128|
    |grp_fu_296_p1       |  20|          4|   32|        128|
    |grp_fu_300_ce       |  20|          4|    1|          4|
    |grp_fu_300_p0       |  20|          4|   32|        128|
    |grp_fu_300_p1       |  20|          4|   32|        128|
    |grp_fu_304_ce       |  14|          3|    1|          3|
    |grp_fu_304_p0       |  14|          3|   32|         96|
    |grp_fu_304_p1       |  14|          3|   32|         96|
    |i_fu_70             |   9|          2|    5|         10|
    |ii_fu_74            |   9|          2|   10|         20|
    |indvars_iv17_fu_66  |   9|          2|    6|         12|
    |m_address0          |  14|          3|    5|         15|
    |m_ce0               |  14|          3|    1|          3|
    |m_we0               |   9|          2|    1|          2|
    |s_address0          |  14|          3|    5|         15|
    |s_ce0               |  14|          3|    1|          3|
    |s_we0               |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 495|        101|  300|       1057|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   8|   0|    8|          0|
    |bitcast_ln61_reg_291                                                 |  32|   0|   32|          0|
    |data_load_33_reg_281                                                 |  32|   0|   32|          0|
    |grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134_ap_start_reg         |   1|   0|    1|          0|
    |grp_correlation_Pipeline_loop_0_fu_114_ap_start_reg                  |   1|   0|    1|          0|
    |i_1_reg_262                                                          |   5|   0|    5|          0|
    |i_fu_70                                                              |   5|   0|    5|          0|
    |ii_fu_74                                                             |  10|   0|   10|          0|
    |ii_load_reg_276                                                      |  10|   0|   10|          0|
    |indvars_iv17_fu_66                                                   |   6|   0|    6|          0|
    |indvars_iv17_load_reg_286                                            |   6|   0|    6|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 117|   0|  117|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|   correlation|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|   correlation|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|   correlation|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|   correlation|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|   correlation|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|   correlation|  return value|
|m_address0     |  out|    5|   ap_memory|             m|         array|
|m_ce0          |  out|    1|   ap_memory|             m|         array|
|m_we0          |  out|    1|   ap_memory|             m|         array|
|m_d0           |  out|   32|   ap_memory|             m|         array|
|m_q0           |   in|   32|   ap_memory|             m|         array|
|s_address0     |  out|    5|   ap_memory|             s|         array|
|s_ce0          |  out|    1|   ap_memory|             s|         array|
|s_we0          |  out|    1|   ap_memory|             s|         array|
|s_d0           |  out|   32|   ap_memory|             s|         array|
|s_q0           |   in|   32|   ap_memory|             s|         array|
|data_address0  |  out|   10|   ap_memory|          data|         array|
|data_ce0       |  out|    1|   ap_memory|          data|         array|
|data_we0       |  out|    1|   ap_memory|          data|         array|
|data_d0        |  out|   32|   ap_memory|          data|         array|
|data_q0        |   in|   32|   ap_memory|          data|         array|
|data_address1  |  out|   10|   ap_memory|          data|         array|
|data_ce1       |  out|    1|   ap_memory|          data|         array|
|data_q1        |   in|   32|   ap_memory|          data|         array|
|corr_address0  |  out|   10|   ap_memory|          corr|         array|
|corr_ce0       |  out|    1|   ap_memory|          corr|         array|
|corr_we0       |  out|    1|   ap_memory|          corr|         array|
|corr_d0        |  out|   32|   ap_memory|          corr|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvars_iv17 = alloca i32 1"   --->   Operation 9 'alloca' 'indvars_iv17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:53]   --->   Operation 11 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @correlation_Pipeline_loop_0, i32 %data, i32 %m, i32 %s"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln53 = store i10 0, i10 %ii" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:53]   --->   Operation 13 'store' 'store_ln53' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln54 = store i5 0, i5 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 14 'store' 'store_ln54' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 1, i6 %indvars_iv17"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @correlation_Pipeline_loop_0, i32 %data, i32 %m, i32 %s"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @correlation_Pipeline_VITIS_LOOP_41_1_loop_3, i32 %data, i32 %m, i32 %s"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:12]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %corr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %corr"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @correlation_Pipeline_VITIS_LOOP_41_1_loop_3, i32 %data, i32 %m, i32 %s"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 28 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.82ns)   --->   "%icmp_ln54 = icmp_eq  i5 %i_1, i5 31" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 30 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.82ns)   --->   "%add_ln57 = add i5 %i_1, i5 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 31 'add' 'add_ln57' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %VITIS_LOOP_57_3.split, void %for.end106" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 32 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i5 %i_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 33 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%data_addr_33 = getelementptr i32 %data, i64 0, i64 %zext_ln54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 34 'getelementptr' 'data_addr_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (1.29ns)   --->   "%data_load_33 = load i10 %data_addr_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 35 'load' 'data_load_33' <Predicate = (!icmp_ln54)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln54 = store i5 %add_ln57, i5 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 36 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.46>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%corr_addr = getelementptr i32 %corr, i64 0, i64 1023" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:68]   --->   Operation 37 'getelementptr' 'corr_addr' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln68 = store i32 1065353216, i10 %corr_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:68]   --->   Operation 38 'store' 'store_ln68' <Predicate = (icmp_ln54)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:69]   --->   Operation 39 'ret' 'ret_ln69' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.39>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%ii_load = load i10 %ii" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:66]   --->   Operation 40 'load' 'ii_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %ii_load, i32 5, i32 9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:55]   --->   Operation 41 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_2, i5 %i_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:55]   --->   Operation 42 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i10 %add_ln" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:55]   --->   Operation 43 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%corr_addr_1 = getelementptr i32 %corr, i64 0, i64 %zext_ln55" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:55]   --->   Operation 44 'getelementptr' 'corr_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln55 = store i32 1065353216, i10 %corr_addr_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:55]   --->   Operation 45 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 46 [1/2] (1.29ns)   --->   "%data_load_33 = load i10 %data_addr_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 46 'load' 'data_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 47 [1/1] (0.93ns)   --->   "%add_ln66 = add i10 %ii_load, i10 32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:66]   --->   Operation 47 'add' 'add_ln66' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln53 = store i10 %add_ln66, i10 %ii" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:53]   --->   Operation 48 'store' 'store_ln53' <Predicate = true> <Delay = 0.46>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%indvars_iv17_load = load i6 %indvars_iv17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 49 'load' 'indvars_iv17_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %data_load_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 50 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [2/2] (1.76ns)   --->   "%call_ln54 = call void @correlation_Pipeline_VITIS_LOOP_57_3, i6 %indvars_iv17_load, i32 %data, i32 %bitcast_ln61, i5 %i_1, i10 %ii_load, i32 %corr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 51 'call' 'call_ln54' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 52 [1/1] (0.84ns)   --->   "%add_ln54 = add i6 %indvars_iv17_load, i6 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 52 'add' 'add_ln54' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln54 = store i6 %add_ln54, i6 %indvars_iv17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 53 'store' 'store_ln54' <Predicate = true> <Delay = 0.46>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:53]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 55 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln54 = call void @correlation_Pipeline_VITIS_LOOP_57_3, i6 %indvars_iv17_load, i32 %data, i32 %bitcast_ln61, i5 %i_1, i10 %ii_load, i32 %corr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 56 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 57 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ corr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv17           (alloca           ) [ 011111111]
i                      (alloca           ) [ 011111111]
ii                     (alloca           ) [ 011111111]
store_ln53             (store            ) [ 000000000]
store_ln54             (store            ) [ 000000000]
store_ln0              (store            ) [ 000000000]
call_ln0               (call             ) [ 000000000]
spectopmodule_ln12     (spectopmodule    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
call_ln0               (call             ) [ 000000000]
br_ln54                (br               ) [ 000000000]
i_1                    (load             ) [ 000000111]
icmp_ln54              (icmp             ) [ 000001111]
add_ln57               (add              ) [ 000000000]
br_ln54                (br               ) [ 000000000]
zext_ln54              (zext             ) [ 000000000]
data_addr_33           (getelementptr    ) [ 000000100]
store_ln54             (store            ) [ 000000000]
corr_addr              (getelementptr    ) [ 000000000]
store_ln68             (store            ) [ 000000000]
ret_ln69               (ret              ) [ 000000000]
ii_load                (load             ) [ 000000011]
tmp_2                  (partselect       ) [ 000000000]
add_ln                 (bitconcatenate   ) [ 000000000]
zext_ln55              (zext             ) [ 000000000]
corr_addr_1            (getelementptr    ) [ 000000000]
store_ln55             (store            ) [ 000000000]
data_load_33           (load             ) [ 000000010]
add_ln66               (add              ) [ 000000000]
store_ln53             (store            ) [ 000000000]
indvars_iv17_load      (load             ) [ 000000001]
bitcast_ln61           (bitcast          ) [ 000000001]
add_ln54               (add              ) [ 000000000]
store_ln54             (store            ) [ 000000000]
speclooptripcount_ln53 (speclooptripcount) [ 000000000]
specloopname_ln54      (specloopname     ) [ 000000000]
call_ln54              (call             ) [ 000000000]
br_ln54                (br               ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="corr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlation_Pipeline_loop_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlation_Pipeline_VITIS_LOOP_41_1_loop_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlation_Pipeline_VITIS_LOOP_57_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="indvars_iv17_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv17/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ii_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_addr_33_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_33/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load_33/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="corr_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="11" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="corr_addr/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 store_ln55/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="corr_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="corr_addr_1/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_correlation_Pipeline_loop_0_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="0" index="3" bw="32" slack="0"/>
<pin id="119" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="6" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="0" index="3" bw="32" slack="0"/>
<pin id="139" dir="0" index="4" bw="5" slack="2"/>
<pin id="140" dir="0" index="5" bw="10" slack="1"/>
<pin id="141" dir="0" index="6" bw="32" slack="0"/>
<pin id="142" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln53_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="10" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln54_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="5" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="4"/>
<pin id="163" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln54_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="5" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln57_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln54_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln54_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="4"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="ii_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="5"/>
<pin id="188" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_load/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="10" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="0" index="3" bw="5" slack="0"/>
<pin id="194" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="1"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln55_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln66_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="0"/>
<pin id="214" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln53_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="10" slack="5"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvars_iv17_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="6"/>
<pin id="224" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv17_load/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="bitcast_ln61_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln54_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln54_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="6"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/7 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvars_iv17_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv17 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="255" class="1005" name="ii_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="1"/>
<pin id="264" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="data_addr_33_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="1"/>
<pin id="273" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_33 "/>
</bind>
</comp>

<comp id="276" class="1005" name="ii_load_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="1"/>
<pin id="278" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ii_load "/>
</bind>
</comp>

<comp id="281" class="1005" name="data_load_33_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load_33 "/>
</bind>
</comp>

<comp id="286" class="1005" name="indvars_iv17_load_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="1"/>
<pin id="288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv17_load "/>
</bind>
</comp>

<comp id="291" class="1005" name="bitcast_ln61_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln61 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="mean/3 mean_1/8 mean_2/13 mean_3/18 mean_4/23 mean_5/28 mean_6/33 mean_7/38 mean_8/43 mean_9/48 mean_10/53 mean_11/58 mean_12/63 mean_13/68 mean_14/73 mean_15/78 d_32/3 c/7 c_1/12 c_2/17 c_3/22 c_4/27 c_5/32 c_6/37 c_7/42 c_8/47 c_9/52 c_10/57 c_11/62 c_12/67 c_13/72 c_14/77 c_15/82 c_16/87 c_17/92 c_18/97 c_19/102 c_20/107 c_21/112 c_22/117 c_23/122 c_24/127 c_25/132 c_26/137 c_27/142 c_28/147 c_29/152 c_30/157 c_31/162 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="303" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/178 mul_3/179 mul_6/180 mul_9/181 mul_11/182 mul_14/183 mul_17/184 mul_20/185 mul_23/186 mul_26/187 mul_29/188 mul1/401 mul3/416 mul4/4 mul5/3 mul88_1/4 mul88_2/5 mul88_3/6 mul88_4/7 mul88_5/8 mul88_6/9 mul88_7/10 mul88_8/11 mul88_9/12 mul88_s/13 mul88_10/14 mul88_11/15 mul88_12/16 mul88_13/17 mul88_14/18 mul88_15/19 mul88_16/20 mul88_17/21 mul88_18/22 mul88_19/23 mul88_20/24 mul88_21/25 mul88_22/26 mul88_23/27 mul88_24/28 mul88_25/29 mul88_26/30 mul88_27/31 mul88_28/32 mul88_29/33 mul88_30/34 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="mean_32/163 div/380 d_33/8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="91" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="134" pin=6"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="185"><net_src comp="170" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="189" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="215"><net_src comp="186" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="134" pin=3"/></net>

<net id="234"><net_src comp="222" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="66" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="251"><net_src comp="70" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="258"><net_src comp="74" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="265"><net_src comp="161" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="134" pin=4"/></net>

<net id="274"><net_src comp="78" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="279"><net_src comp="186" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="134" pin=5"/></net>

<net id="284"><net_src comp="85" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="289"><net_src comp="222" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="294"><net_src comp="226" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="134" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m | {1 2 }
	Port: s | {1 2 }
	Port: data | {3 4 }
	Port: corr | {5 6 7 8 }
 - Input state : 
	Port: correlation : m | {3 4 }
	Port: correlation : s | {3 4 }
	Port: correlation : data | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
		store_ln53 : 1
		store_ln54 : 1
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln54 : 1
		add_ln57 : 1
		br_ln54 : 2
		zext_ln54 : 1
		data_addr_33 : 2
		data_load_33 : 3
		store_ln54 : 2
		store_ln68 : 1
	State 6
		tmp_2 : 1
		add_ln : 2
		zext_ln55 : 3
		corr_addr_1 : 4
		store_ln55 : 5
		add_ln66 : 1
		store_ln53 : 2
	State 7
		call_ln54 : 1
		add_ln54 : 1
		store_ln54 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_correlation_Pipeline_loop_0_fu_114         |    23   | 18.3664 |   6764  |   3545  |
|   call   | grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124 |    5    |   2.76  |   749   |   465   |
|          |     grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134    |    5    | 6.35708 |   4537  |   1830  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                       grp_fu_296                       |    2    |    0    |   205   |   219   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                       grp_fu_300                       |    3    |    0    |   143   |    78   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                     add_ln57_fu_170                    |    0    |    0    |    0    |    12   |
|    add   |                     add_ln66_fu_211                    |    0    |    0    |    0    |    17   |
|          |                     add_ln54_fu_230                    |    0    |    0    |    0    |    13   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln54_fu_164                    |    0    |    0    |    0    |    12   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                    zext_ln54_fu_176                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln55_fu_206                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|partselect|                      tmp_2_fu_189                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                      add_ln_fu_199                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                       grp_fu_304                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    38   | 27.4835 |  12398  |   6191  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   bitcast_ln61_reg_291  |   32   |
|   data_addr_33_reg_271  |   10   |
|   data_load_33_reg_281  |   32   |
|       i_1_reg_262       |    5   |
|        i_reg_248        |    5   |
|     ii_load_reg_276     |   10   |
|        ii_reg_255       |   10   |
|indvars_iv17_load_reg_286|    6   |
|   indvars_iv17_reg_241  |    6   |
+-------------------------+--------+
|          Total          |   116  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_85                |  p0  |   2  |  10  |   20   ||    9    |
|                 grp_access_fu_99                |  p0  |   2  |  10  |   20   ||    9    |
| grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134 |  p1  |   2  |   6  |   12   ||    9    |
| grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134 |  p3  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   116  ||   1.84  ||    36   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   38   |   27   |  12398 |  6191  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   116  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   38   |   29   |  12514 |  6227  |
+-----------+--------+--------+--------+--------+
