# Reading pref.tcl
# do SpaceInvadersGame_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck_Counter_Reg_FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:40 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck_Counter_Reg_FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck_Counter_Reg_FFD
# -- Compiling architecture behavioral of ParityCheck_Counter_Reg_FFD
# End time: 18:08:40 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck_Counter_Reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:40 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck_Counter_Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck_Counter_Reg
# -- Compiling architecture behavioral of ParityCheck_Counter_Reg
# End time: 18:08:40 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck_Counter_Adder_FullAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:40 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck_Counter_Adder_FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck_Counter_Adder_FullAdder
# -- Compiling architecture behavioral of ParityCheck_Counter_Adder_FullAdder
# End time: 18:08:40 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck_Counter_Adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:40 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck_Counter_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck_Counter_Adder
# -- Compiling architecture behavioral of ParityCheck_Counter_Adder
# End time: 18:08:40 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck_Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:41 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck_Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck_Counter
# -- Compiling architecture behavioral of ParityCheck_Counter
# End time: 18:08:41 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:41 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/ParityCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck
# -- Compiling architecture behavioral of ParityCheck
# End time: 18:08:41 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/Counter_Reg_FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:41 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/Counter_Reg_FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_Reg_FFD
# -- Compiling architecture behavioral of Counter_Reg_FFD
# End time: 18:08:41 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/Counter_Reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:41 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/Counter_Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_Reg
# -- Compiling architecture behavioral of Counter_Reg
# End time: 18:08:41 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/Counter_Adder_FullAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:41 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/Counter_Adder_FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_Adder_FullAdder
# -- Compiling architecture behavioral of Counter_Adder_FullAdder
# End time: 18:08:41 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/Counter_Adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:41 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/Counter_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_Adder
# -- Compiling architecture behavioral of Counter_Adder
# End time: 18:08:42 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:42 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial Score Controller/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture behavioral of Counter
# End time: 18:08:42 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/SerialLCDController.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:42 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/SerialLCDController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialLCDController
# -- Compiling architecture behavioral of SerialLCDController
# End time: 18:08:42 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/SerialControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:42 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl
# -- Compiling architecture behavioral of SerialControl
# End time: 18:08:42 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/LCD_Dispatcher.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:42 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/LCD_Dispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCD_Dispatcher
# -- Compiling architecture behavioral of LCD_Dispatcher
# End time: 18:08:42 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/Compare10.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:42 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/Compare10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Compare10
# -- Compiling architecture behavioral of Compare10
# End time: 18:08:42 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/Compare9.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:42 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/Compare9.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Compare9
# -- Compiling architecture behavioral of Compare9
# End time: 18:08:43 on Jun 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/LCD_SerialReceiver_ShiftRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:43 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/LCD_SerialReceiver_ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCD_SerialReceiver_ShiftRegister
# -- Compiling architecture behavioral of LCD_SerialReceiver_ShiftRegister
# End time: 18:08:43 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/LCD_SerialReceiver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:43 on Jun 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/Hardware/SpaceInvadersGame/Serial LCD Controller/LCD_SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCD_SerialReceiver
# -- Compiling architecture behavioral of LCD_SerialReceiver
# End time: 18:08:43 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/TestBench/Serial LCD Controller/SerialLCDController_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:10 on Jun 18,2024
# vcom -reportprogress 300 -work work C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/TestBench/Serial LCD Controller/SerialLCDController_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialLCDController_tb
# -- Compiling architecture behavioral of SerialLCDController_tb
# ** Warning: C:/Users/35196/Desktop/LEIC24D_G6/LEIC24D_G6/TestBench/Serial LCD Controller/SerialLCDController_tb.vhd(18): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:10:10 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.seriallcdcontroller_tb
# vsim work.seriallcdcontroller_tb 
# Start time: 18:10:17 on Jun 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seriallcdcontroller_tb(behavioral)
# Loading work.seriallcdcontroller(behavioral)
# Loading work.lcd_serialreceiver(behavioral)
# Loading work.serialcontrol(behavioral)
# Loading work.paritycheck(behavioral)
# Loading work.paritycheck_counter(behavioral)
# Loading work.paritycheck_counter_adder(behavioral)
# Loading work.paritycheck_counter_adder_fulladder(behavioral)
# Loading work.paritycheck_counter_reg(behavioral)
# Loading work.paritycheck_counter_reg_ffd(behavioral)
# Loading work.counter(behavioral)
# Loading work.counter_adder(behavioral)
# Loading work.counter_adder_fulladder(behavioral)
# Loading work.counter_reg(behavioral)
# Loading work.counter_reg_ffd(behavioral)
# Loading work.compare9(behavioral)
# Loading work.compare10(behavioral)
# Loading work.lcd_serialreceiver_shiftregister(behavioral)
# Loading work.lcd_dispatcher(behavioral)
add wave -position insertpoint  \
sim:/seriallcdcontroller_tb/SDX_tb \
sim:/seriallcdcontroller_tb/SCLK_tb \
sim:/seriallcdcontroller_tb/SS_tb \
sim:/seriallcdcontroller_tb/Reset_tb \
sim:/seriallcdcontroller_tb/clk_tb \
sim:/seriallcdcontroller_tb/WrL_tb \
sim:/seriallcdcontroller_tb/Dout_tb \
sim:/seriallcdcontroller_tb/MCLK_PERIOD \
sim:/seriallcdcontroller_tb/MCLK_HALF_PERIOD
run
run
run
# End time: 10:15:15 on Jun 19,2024, Elapsed time: 16:04:58
# Errors: 0, Warnings: 0
