Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Nov 23 23:03:49 2025
| Host         : DESKTOP-7D2UER5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file animations_timing_summary_routed.rpt -pb animations_timing_summary_routed.pb -rpx animations_timing_summary_routed.rpx -warn_on_violation
| Design       : animations
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-18  Warning           Missing input or output delay   9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: sec_clk_0/sec_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 11 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.976        0.000                      0                  104        0.217        0.000                      0                  104        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.976        0.000                      0                  104        0.217        0.000                      0                  104        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.704ns (15.441%)  route 3.855ns (84.559%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.540     5.061    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  count1/count_reg[18]/Q
                         net (fo=12, routed)          1.791     7.308    count1/out[18]
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.432 f  count1/count[0]_i_6/O
                         net (fo=1, routed)           0.870     8.301    count1/count[0]_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.425 r  count1/count[0]_i_1__0/O
                         net (fo=20, routed)          1.195     9.620    count1/count[0]_i_1__0_n_0
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.427    14.768    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[16]/C
                         clock pessimism              0.293    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    14.597    count1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.704ns (15.441%)  route 3.855ns (84.559%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.540     5.061    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  count1/count_reg[18]/Q
                         net (fo=12, routed)          1.791     7.308    count1/out[18]
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.432 f  count1/count[0]_i_6/O
                         net (fo=1, routed)           0.870     8.301    count1/count[0]_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.425 r  count1/count[0]_i_1__0/O
                         net (fo=20, routed)          1.195     9.620    count1/count[0]_i_1__0_n_0
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.427    14.768    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[17]/C
                         clock pessimism              0.293    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    14.597    count1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.704ns (15.441%)  route 3.855ns (84.559%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.540     5.061    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  count1/count_reg[18]/Q
                         net (fo=12, routed)          1.791     7.308    count1/out[18]
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.432 f  count1/count[0]_i_6/O
                         net (fo=1, routed)           0.870     8.301    count1/count[0]_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.425 r  count1/count[0]_i_1__0/O
                         net (fo=20, routed)          1.195     9.620    count1/count[0]_i_1__0_n_0
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.427    14.768    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
                         clock pessimism              0.293    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    14.597    count1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.704ns (15.441%)  route 3.855ns (84.559%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.540     5.061    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  count1/count_reg[18]/Q
                         net (fo=12, routed)          1.791     7.308    count1/out[18]
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.432 f  count1/count[0]_i_6/O
                         net (fo=1, routed)           0.870     8.301    count1/count[0]_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.425 r  count1/count[0]_i_1__0/O
                         net (fo=20, routed)          1.195     9.620    count1/count[0]_i_1__0_n_0
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.427    14.768    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[19]/C
                         clock pessimism              0.293    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    14.597    count1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.704ns (15.830%)  route 3.743ns (84.170%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.540     5.061    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  count1/count_reg[18]/Q
                         net (fo=12, routed)          1.791     7.308    count1/out[18]
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.432 f  count1/count[0]_i_6/O
                         net (fo=1, routed)           0.870     8.301    count1/count[0]_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.425 r  count1/count[0]_i_1__0/O
                         net (fo=20, routed)          1.083     9.508    count1/count[0]_i_1__0_n_0
    SLICE_X11Y74         FDRE                                         r  count1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.424    14.765    count1/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  count1/count_reg[4]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y74         FDRE (Setup_fdre_C_R)       -0.429    14.559    count1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.704ns (15.830%)  route 3.743ns (84.170%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.540     5.061    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  count1/count_reg[18]/Q
                         net (fo=12, routed)          1.791     7.308    count1/out[18]
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.432 f  count1/count[0]_i_6/O
                         net (fo=1, routed)           0.870     8.301    count1/count[0]_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.425 r  count1/count[0]_i_1__0/O
                         net (fo=20, routed)          1.083     9.508    count1/count[0]_i_1__0_n_0
    SLICE_X11Y74         FDRE                                         r  count1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.424    14.765    count1/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  count1/count_reg[5]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y74         FDRE (Setup_fdre_C_R)       -0.429    14.559    count1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.704ns (15.830%)  route 3.743ns (84.170%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.540     5.061    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  count1/count_reg[18]/Q
                         net (fo=12, routed)          1.791     7.308    count1/out[18]
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.432 f  count1/count[0]_i_6/O
                         net (fo=1, routed)           0.870     8.301    count1/count[0]_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.425 r  count1/count[0]_i_1__0/O
                         net (fo=20, routed)          1.083     9.508    count1/count[0]_i_1__0_n_0
    SLICE_X11Y74         FDRE                                         r  count1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.424    14.765    count1/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  count1/count_reg[6]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y74         FDRE (Setup_fdre_C_R)       -0.429    14.559    count1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.704ns (15.830%)  route 3.743ns (84.170%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.540     5.061    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  count1/count_reg[18]/Q
                         net (fo=12, routed)          1.791     7.308    count1/out[18]
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.432 f  count1/count[0]_i_6/O
                         net (fo=1, routed)           0.870     8.301    count1/count[0]_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.425 r  count1/count[0]_i_1__0/O
                         net (fo=20, routed)          1.083     9.508    count1/count[0]_i_1__0_n_0
    SLICE_X11Y74         FDRE                                         r  count1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.424    14.765    count1/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  count1/count_reg[7]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y74         FDRE (Setup_fdre_C_R)       -0.429    14.559    count1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.704ns (15.925%)  route 3.717ns (84.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.540     5.061    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  count1/count_reg[18]/Q
                         net (fo=12, routed)          1.791     7.308    count1/out[18]
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.432 f  count1/count[0]_i_6/O
                         net (fo=1, routed)           0.870     8.301    count1/count[0]_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.425 r  count1/count[0]_i_1__0/O
                         net (fo=20, routed)          1.056     9.482    count1/count[0]_i_1__0_n_0
    SLICE_X11Y76         FDRE                                         r  count1/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.426    14.767    count1/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  count1/count_reg[12]/C
                         clock pessimism              0.271    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    14.574    count1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.704ns (15.925%)  route 3.717ns (84.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.540     5.061    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  count1/count_reg[18]/Q
                         net (fo=12, routed)          1.791     7.308    count1/out[18]
    SLICE_X11Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.432 f  count1/count[0]_i_6/O
                         net (fo=1, routed)           0.870     8.301    count1/count[0]_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.425 r  count1/count[0]_i_1__0/O
                         net (fo=20, routed)          1.056     9.482    count1/count[0]_i_1__0_n_0
    SLICE_X11Y76         FDRE                                         r  count1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.426    14.767    count1/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  count1/count_reg[13]/C
                         clock pessimism              0.271    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    14.574    count1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sec_clk_0/sec_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/sec_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.441    sec_clk_0/clk_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  sec_clk_0/sec_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sec_clk_0/sec_clk_reg/Q
                         net (fo=7, routed)           0.123     1.705    sec_clk_0/sec_clk_reg_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.750 r  sec_clk_0/sec_clk_i_1/O
                         net (fo=1, routed)           0.000     1.750    sec_clk_0/sec_clk_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  sec_clk_0/sec_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     1.953    sec_clk_0/clk_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  sec_clk_0/sec_clk_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.092     1.533    sec_clk_0/sec_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.551     1.434    count1/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  count1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  count1/count_reg[11]/Q
                         net (fo=12, routed)          0.120     1.696    count1/out[11]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  count1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    count1/count_reg[8]_i_1_n_4
    SLICE_X11Y75         FDRE                                         r  count1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     1.945    count1/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  count1/count_reg[11]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.105     1.539    count1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.552     1.435    count1/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  count1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  count1/count_reg[15]/Q
                         net (fo=12, routed)          0.120     1.697    count1/out[15]
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  count1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    count1/count_reg[12]_i_1_n_4
    SLICE_X11Y76         FDRE                                         r  count1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.818     1.946    count1/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  count1/count_reg[15]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.105     1.540    count1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.437    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  count1/count_reg[19]/Q
                         net (fo=12, routed)          0.120     1.699    count1/out[19]
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  count1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    count1/count_reg[16]_i_1_n_4
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.820     1.948    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[19]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.105     1.542    count1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.442    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  sec_clk_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  sec_clk_0/count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.732    sec_clk_0/count_reg_n_0_[15]
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  sec_clk_0/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.842    sec_clk_0/data0[15]
    SLICE_X8Y66          FDRE                                         r  sec_clk_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.826     1.954    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  sec_clk_0/count_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.134     1.576    sec_clk_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.443    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  sec_clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  sec_clk_0/count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.733    sec_clk_0/count_reg_n_0_[3]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  sec_clk_0/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.843    sec_clk_0/data0[3]
    SLICE_X8Y63          FDRE                                         r  sec_clk_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     1.956    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  sec_clk_0/count_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.134     1.577    sec_clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sec_clk_0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  sec_clk_0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     1.602 r  sec_clk_0/count_reg[31]/Q
                         net (fo=2, routed)           0.127     1.729    sec_clk_0/count_reg_n_0_[31]
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  sec_clk_0/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.839    sec_clk_0/data0[31]
    SLICE_X8Y70          FDRE                                         r  sec_clk_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.950    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  sec_clk_0/count_reg[31]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.134     1.572    sec_clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.437    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  count1/count_reg[16]/Q
                         net (fo=12, routed)          0.117     1.696    count1/out[16]
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  count1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    count1/count_reg[16]_i_1_n_7
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.820     1.948    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[16]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.105     1.542    count1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.551     1.434    count1/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  count1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  count1/count_reg[10]/Q
                         net (fo=12, routed)          0.122     1.697    count1/out[10]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  count1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    count1/count_reg[8]_i_1_n_5
    SLICE_X11Y75         FDRE                                         r  count1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     1.945    count1/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  count1/count_reg[10]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.105     1.539    count1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.437    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  count1/count_reg[18]/Q
                         net (fo=12, routed)          0.122     1.700    count1/out[18]
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  count1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    count1/count_reg[16]_i_1_n_5
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.820     1.948    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.105     1.542    count1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26   <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26   <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y73   count1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y75   count1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y75   count1/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y76   count1/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y76   count1/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y76   count1/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y76   count1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y73   count1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y73   count1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75   count1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75   count1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75   count1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75   count1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   count1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   count1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   count1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   count1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y73   count1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y73   count1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75   count1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75   count1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75   count1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75   count1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   count1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   count1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   count1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   count1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            eight_count/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.975ns  (logic 1.441ns (28.971%)  route 3.534ns (71.029%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=11, routed)          3.534     4.975    eight_count/clr_IBUF
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            eight_count/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.975ns  (logic 1.441ns (28.971%)  route 3.534ns (71.029%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=11, routed)          3.534     4.975    eight_count/clr_IBUF
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            eight_count/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.975ns  (logic 1.441ns (28.971%)  route 3.534ns (71.029%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=11, routed)          3.534     4.975    eight_count/clr_IBUF
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            eight_count/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.975ns  (logic 1.441ns (28.971%)  route 3.534ns (71.029%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=11, routed)          3.534     4.975    eight_count/clr_IBUF
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            eight_count/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.975ns  (logic 1.441ns (28.971%)  route 3.534ns (71.029%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=11, routed)          3.534     4.975    eight_count/clr_IBUF
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            eight_count/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.975ns  (logic 1.441ns (28.971%)  route 3.534ns (71.029%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=11, routed)          3.534     4.975    eight_count/clr_IBUF
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.642ns  (logic 0.744ns (45.302%)  route 0.898ns (54.698%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.898     1.317    eight_count/Q[2]
    SLICE_X9Y65          LUT3 (Prop_lut3_I2_O)        0.325     1.642 r  eight_count/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.642    eight_count/p_0_in__0[2]
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.640ns  (logic 0.744ns (45.357%)  route 0.896ns (54.643%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.896     1.315    eight_count/Q[2]
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.325     1.640 r  eight_count/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.640    eight_count/p_0_in__0[4]
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.614ns  (logic 0.718ns (44.477%)  route 0.896ns (55.523%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.896     1.315    eight_count/Q[2]
    SLICE_X9Y65          LUT4 (Prop_lut4_I2_O)        0.299     1.614 r  eight_count/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.614    eight_count/p_0_in__0[3]
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.480ns  (logic 0.580ns (39.184%)  route 0.900ns (60.816%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.900     1.356    eight_count/Q[0]
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124     1.480 r  eight_count/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.480    eight_count/p_0_in__0[1]
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.226ns (65.830%)  route 0.117ns (34.170%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.117     0.245    eight_count/Q[4]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.098     0.343 r  eight_count/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.343    eight_count/p_0_in__0[5]
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.179     0.320    eight_count/Q[1]
    SLICE_X9Y65          LUT3 (Prop_lut3_I1_O)        0.042     0.362 r  eight_count/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    eight_count/p_0_in__0[2]
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.179     0.320    eight_count/Q[1]
    SLICE_X9Y65          LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  eight_count/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    eight_count/p_0_in__0[1]
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.181     0.322    eight_count/Q[1]
    SLICE_X9Y65          LUT5 (Prop_lut5_I2_O)        0.043     0.365 r  eight_count/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.365    eight_count/p_0_in__0[4]
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.181     0.322    eight_count/Q[1]
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.045     0.367 r  eight_count/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    eight_count/p_0_in__0[3]
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.250%)  route 0.254ns (57.750%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.254     0.395    eight_count/Q[0]
    SLICE_X9Y65          LUT1 (Prop_lut1_I0_O)        0.045     0.440 r  eight_count/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.440    eight_count/p_0_in__0[0]
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            eight_count/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 0.210ns (12.280%)  route 1.497ns (87.720%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=11, routed)          1.497     1.706    eight_count/clr_IBUF
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            eight_count/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 0.210ns (12.280%)  route 1.497ns (87.720%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=11, routed)          1.497     1.706    eight_count/clr_IBUF
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            eight_count/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 0.210ns (12.280%)  route 1.497ns (87.720%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=11, routed)          1.497     1.706    eight_count/clr_IBUF
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            eight_count/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 0.210ns (12.280%)  route 1.497ns (87.720%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=11, routed)          1.497     1.706    eight_count/clr_IBUF
    SLICE_X9Y65          FDRE                                         r  eight_count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.634ns  (logic 9.870ns (59.333%)  route 6.765ns (40.667%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LDCE=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.588     5.109    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     5.991 r  <hidden>
                         net (fo=4, routed)           0.752     6.743    convert/douta[2]
    SLICE_X11Y65         LDCE (DToQ_ldce_D_Q)         0.483     7.226 r  convert/angle2_reg[8]/Q
                         net (fo=5, routed)           0.832     8.058    dc2/angle2[1]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.899 r  dc2/value0/P[2]
                         net (fo=2, routed)           1.160    13.059    dc2/value0_n_103
    SLICE_X12Y67         LUT4 (Prop_lut4_I0_O)        0.124    13.183 r  dc2/PWM0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    13.183    comp3/S[1]
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.716 r  comp3/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.716    comp3/PWM0_carry_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.833 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.833    comp3/PWM0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.990 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.021    18.011    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.733    21.744 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.744    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.597ns  (logic 9.881ns (59.535%)  route 6.716ns (40.465%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LDCE=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.588     5.109    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     5.991 r  <hidden>
                         net (fo=4, routed)           1.083     7.074    convert/douta[1]
    SLICE_X10Y70         LDCE (DToQ_ldce_D_Q)         0.496     7.570 r  convert/angle1_reg[8]/Q
                         net (fo=5, routed)           0.749     8.319    dc1/angle1[1]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841    12.160 r  dc1/value0/P[3]
                         net (fo=2, routed)           1.159    13.319    dc1/value0_n_102
    SLICE_X13Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.443 r  dc1/PWM0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    13.443    comp2/S[1]
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.993 r  comp2/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.993    comp2/PWM0_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.107 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.107    comp2/PWM0_carry__0_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.264 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           3.725    17.989    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.717    21.706 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.706    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.144ns  (logic 5.012ns (44.973%)  route 6.132ns (55.027%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.537     5.058    count1/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  count1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.514 r  count1/count_reg[11]/Q
                         net (fo=12, routed)          1.710     7.224    dc0/out[11]
    SLICE_X13Y68         LUT4 (Prop_lut4_I3_O)        0.124     7.348 r  dc0/PWM0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.348    comp1/PWM0_carry__1_1[1]
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.898 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.898    comp1/PWM0_carry__0_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.055 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.422    12.477    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.725    16.202 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.202    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.471ns  (logic 5.015ns (47.892%)  route 5.456ns (52.108%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.537     5.058    count1/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  count1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     5.514 r  count1/count_reg[11]/Q
                         net (fo=12, routed)          1.708     7.222    dc4/out[11]
    SLICE_X12Y72         LUT4 (Prop_lut4_I3_O)        0.124     7.346 r  dc4/PWM0_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000     7.346    comp5/PWM0_carry__1_1[1]
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.879 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    comp5/PWM0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.036 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           3.749    11.784    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.745    15.529 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.529    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.979ns  (logic 5.078ns (50.889%)  route 4.901ns (49.111%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.539     5.060    count1/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  count1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  count1/count_reg[0]/Q
                         net (fo=12, routed)          1.326     6.842    dc3/out[0]
    SLICE_X12Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  dc3/PWM0_carry_i_8__2/O
                         net (fo=1, routed)           0.000     6.966    comp4/S[0]
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.479 r  comp4/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.479    comp4/PWM0_carry_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.596    comp4/PWM0_carry__0_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.753 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           3.575    11.328    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.711    15.039 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.039    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.964ns  (logic 1.572ns (53.050%)  route 1.392ns (46.950%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.437    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  count1/count_reg[16]/Q
                         net (fo=12, routed)          0.188     1.766    dc3/out[16]
    SLICE_X12Y77         LUT4 (Prop_lut4_I1_O)        0.048     1.814 r  dc3/PWM0_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     1.814    comp4/JB[3][0]
    SLICE_X12Y77         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     1.922 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.204     3.126    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.275     4.401 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.401    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.226ns  (logic 1.568ns (48.596%)  route 1.658ns (51.404%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.437    count1/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  count1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  count1/count_reg[18]/Q
                         net (fo=12, routed)          0.387     1.966    dc1/out[18]
    SLICE_X13Y73         LUT4 (Prop_lut4_I1_O)        0.049     2.015 r  dc1/PWM0_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.015    comp2/JB[1][1]
    SLICE_X13Y73         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.111 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.271     3.382    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.282     4.663 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.663    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.294ns  (logic 1.635ns (49.625%)  route 1.659ns (50.375%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.552     1.435    count1/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  count1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  count1/count_reg[15]/Q
                         net (fo=12, routed)          0.375     1.951    dc4/out[15]
    SLICE_X12Y72         LUT4 (Prop_lut4_I2_O)        0.049     2.000 r  dc4/PWM0_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.000    comp5/PWM0_carry__1_0[3]
    SLICE_X12Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.091 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    comp5/PWM0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.136 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.285     3.421    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.309     4.729 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.729    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.485ns  (logic 1.658ns (47.572%)  route 1.827ns (52.428%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.551     1.434    count1/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.401     1.976    dc2/out[7]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.044     2.020 r  dc2/PWM0_carry_i_1__1/O
                         net (fo=1, routed)           0.000     2.020    comp3/DI[3]
    SLICE_X12Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.111 r  comp3/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.111    comp3/PWM0_carry_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.151 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    comp3/PWM0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.196 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.426     3.622    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.297     4.919 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.919    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.594ns  (logic 1.656ns (46.068%)  route 1.939ns (53.932%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.551     1.434    count1/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.346     1.921    dc0/out[7]
    SLICE_X13Y67         LUT4 (Prop_lut4_I2_O)        0.049     1.970 r  dc0/PWM0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.970    comp1/DI[3]
    SLICE_X13Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.062 r  comp1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.062    comp1/PWM0_carry_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.101 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.101    comp1/PWM0_carry__0_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.146 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.593     3.739    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.290     5.029 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.029    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            sec_clk_0/count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.626ns  (logic 1.594ns (24.061%)  route 5.032ns (75.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=11, routed)          3.888     5.330    sec_clk_0/clr_IBUF
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.153     5.483 r  sec_clk_0/count[31]_i_2/O
                         net (fo=31, routed)          1.143     6.626    sec_clk_0/p_0_in
    SLICE_X8Y69          FDRE                                         r  sec_clk_0/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.429     4.770    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  sec_clk_0/count_reg[25]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            sec_clk_0/count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.626ns  (logic 1.594ns (24.061%)  route 5.032ns (75.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=11, routed)          3.888     5.330    sec_clk_0/clr_IBUF
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.153     5.483 r  sec_clk_0/count[31]_i_2/O
                         net (fo=31, routed)          1.143     6.626    sec_clk_0/p_0_in
    SLICE_X8Y69          FDRE                                         r  sec_clk_0/count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.429     4.770    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  sec_clk_0/count_reg[26]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            sec_clk_0/count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.626ns  (logic 1.594ns (24.061%)  route 5.032ns (75.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=11, routed)          3.888     5.330    sec_clk_0/clr_IBUF
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.153     5.483 r  sec_clk_0/count[31]_i_2/O
                         net (fo=31, routed)          1.143     6.626    sec_clk_0/p_0_in
    SLICE_X8Y69          FDRE                                         r  sec_clk_0/count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.429     4.770    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  sec_clk_0/count_reg[27]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            sec_clk_0/count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.626ns  (logic 1.594ns (24.061%)  route 5.032ns (75.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=11, routed)          3.888     5.330    sec_clk_0/clr_IBUF
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.153     5.483 r  sec_clk_0/count[31]_i_2/O
                         net (fo=31, routed)          1.143     6.626    sec_clk_0/p_0_in
    SLICE_X8Y69          FDRE                                         r  sec_clk_0/count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.429     4.770    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  sec_clk_0/count_reg[28]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            sec_clk_0/count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.619ns  (logic 1.594ns (24.088%)  route 5.024ns (75.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=11, routed)          3.888     5.330    sec_clk_0/clr_IBUF
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.153     5.483 r  sec_clk_0/count[31]_i_2/O
                         net (fo=31, routed)          1.136     6.619    sec_clk_0/p_0_in
    SLICE_X8Y70          FDRE                                         r  sec_clk_0/count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.429     4.770    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  sec_clk_0/count_reg[29]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            sec_clk_0/count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.619ns  (logic 1.594ns (24.088%)  route 5.024ns (75.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=11, routed)          3.888     5.330    sec_clk_0/clr_IBUF
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.153     5.483 r  sec_clk_0/count[31]_i_2/O
                         net (fo=31, routed)          1.136     6.619    sec_clk_0/p_0_in
    SLICE_X8Y70          FDRE                                         r  sec_clk_0/count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.429     4.770    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  sec_clk_0/count_reg[30]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            sec_clk_0/count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.619ns  (logic 1.594ns (24.088%)  route 5.024ns (75.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=11, routed)          3.888     5.330    sec_clk_0/clr_IBUF
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.153     5.483 r  sec_clk_0/count[31]_i_2/O
                         net (fo=31, routed)          1.136     6.619    sec_clk_0/p_0_in
    SLICE_X8Y70          FDRE                                         r  sec_clk_0/count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.429     4.770    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  sec_clk_0/count_reg[31]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            sec_clk_0/count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 1.594ns (24.588%)  route 4.890ns (75.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=11, routed)          3.888     5.330    sec_clk_0/clr_IBUF
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.153     5.483 r  sec_clk_0/count[31]_i_2/O
                         net (fo=31, routed)          1.001     6.484    sec_clk_0/p_0_in
    SLICE_X8Y67          FDRE                                         r  sec_clk_0/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.432     4.773    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  sec_clk_0/count_reg[17]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            sec_clk_0/count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 1.594ns (24.588%)  route 4.890ns (75.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=11, routed)          3.888     5.330    sec_clk_0/clr_IBUF
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.153     5.483 r  sec_clk_0/count[31]_i_2/O
                         net (fo=31, routed)          1.001     6.484    sec_clk_0/p_0_in
    SLICE_X8Y67          FDRE                                         r  sec_clk_0/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.432     4.773    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  sec_clk_0/count_reg[18]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            sec_clk_0/count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 1.594ns (24.588%)  route 4.890ns (75.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=11, routed)          3.888     5.330    sec_clk_0/clr_IBUF
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.153     5.483 r  sec_clk_0/count[31]_i_2/O
                         net (fo=31, routed)          1.001     6.484    sec_clk_0/p_0_in
    SLICE_X8Y67          FDRE                                         r  sec_clk_0/count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.432     4.773    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  sec_clk_0/count_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.690%)  route 0.172ns (57.310%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.172     0.300    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.869     1.997    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.469%)  route 0.173ns (57.531%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.173     0.301    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     1.995    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.449%)  route 0.169ns (54.551%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.169     0.310    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     1.995    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.449%)  route 0.169ns (54.551%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.169     0.310    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.869     1.997    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.042%)  route 0.240ns (62.958%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.240     0.381    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     1.995    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.862%)  route 0.301ns (70.138%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.301     0.429    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.869     1.997    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.754%)  route 0.302ns (70.246%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.302     0.430    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     1.995    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.193%)  route 0.297ns (67.807%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.297     0.438    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.869     1.997    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.079%)  route 0.299ns (67.921%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.299     0.440    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     1.995    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.077%)  route 0.299ns (67.923%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.299     0.440    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.869     1.997    <hidden>
    RAMB18_X0Y26         RAMB18E1                                     r  <hidden>





