Source Block: hdl/projects/adv7511/kcu105/system_top.v@149:159@HdlIdDef

  // internal signals

  wire            mdm_reset;
  wire            mig_reset;
  wire            mig_ready;
  wire            sys_cpu_clk;

  // default logic

  assign fan_pwm = 1'b1;

Diff Content:
- 154   wire            mig_ready;

Clone Blocks:
Clone Blocks 1:
hdl/projects/adv7511/kcu105/system_top.v@147:157
  reg             sys_cpu_rst = 'd0;
  reg             sys_cpu_rstn = 'd0;

  // internal signals

  wire            mdm_reset;
  wire            mig_reset;
  wire            mig_ready;
  wire            sys_cpu_clk;

  // default logic

Clone Blocks 2:
hdl/projects/adv7511/kcu105/system_top.v@150:160
  // internal signals

  wire            mdm_reset;
  wire            mig_reset;
  wire            mig_ready;
  wire            sys_cpu_clk;

  // default logic

  assign fan_pwm = 1'b1;


Clone Blocks 3:
hdl/projects/adv7511/kcu105/system_top.v@148:158
  reg             sys_cpu_rstn = 'd0;

  // internal signals

  wire            mdm_reset;
  wire            mig_reset;
  wire            mig_ready;
  wire            sys_cpu_clk;

  // default logic


