// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module accelerator_matmul_10ul_1ul_8ul_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        agg_result_0_address0,
        agg_result_0_ce0,
        agg_result_0_we0,
        agg_result_0_d0,
        agg_result_0_address1,
        agg_result_0_ce1,
        agg_result_0_we1,
        agg_result_0_d1,
        agg_result_0_q1,
        agg_result_1_address0,
        agg_result_1_ce0,
        agg_result_1_we0,
        agg_result_1_d0,
        agg_result_1_address1,
        agg_result_1_ce1,
        agg_result_1_we1,
        agg_result_1_d1,
        agg_result_1_q1,
        agg_result_2_address0,
        agg_result_2_ce0,
        agg_result_2_we0,
        agg_result_2_d0,
        agg_result_2_address1,
        agg_result_2_ce1,
        agg_result_2_we1,
        agg_result_2_d1,
        agg_result_2_q1,
        agg_result_3_address0,
        agg_result_3_ce0,
        agg_result_3_we0,
        agg_result_3_d0,
        agg_result_3_address1,
        agg_result_3_ce1,
        agg_result_3_we1,
        agg_result_3_d1,
        agg_result_3_q1,
        agg_result_4_address0,
        agg_result_4_ce0,
        agg_result_4_we0,
        agg_result_4_d0,
        agg_result_4_address1,
        agg_result_4_ce1,
        agg_result_4_we1,
        agg_result_4_d1,
        agg_result_4_q1,
        agg_result_5_address0,
        agg_result_5_ce0,
        agg_result_5_we0,
        agg_result_5_d0,
        agg_result_5_address1,
        agg_result_5_ce1,
        agg_result_5_we1,
        agg_result_5_d1,
        agg_result_5_q1,
        agg_result_6_address0,
        agg_result_6_ce0,
        agg_result_6_we0,
        agg_result_6_d0,
        agg_result_6_address1,
        agg_result_6_ce1,
        agg_result_6_we1,
        agg_result_6_d1,
        agg_result_6_q1,
        agg_result_7_address0,
        agg_result_7_ce0,
        agg_result_7_we0,
        agg_result_7_d0,
        agg_result_7_address1,
        agg_result_7_ce1,
        agg_result_7_we1,
        agg_result_7_d1,
        agg_result_7_q1,
        A_0_read,
        A_0_read_96,
        A_0_read_97,
        A_0_read_98,
        A_0_read_99,
        A_0_read_100,
        A_0_read_101,
        A_0_read_102,
        A_0_read_103,
        A_0_read_104,
        B_0_address0,
        B_0_ce0,
        B_0_q0,
        grp_fu_8521_p_din0,
        grp_fu_8521_p_din1,
        grp_fu_8521_p_opcode,
        grp_fu_8521_p_dout0,
        grp_fu_8521_p_ce,
        grp_fu_8613_p_din0,
        grp_fu_8613_p_din1,
        grp_fu_8613_p_dout0,
        grp_fu_8613_p_ce
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] agg_result_0_address0;
output   agg_result_0_ce0;
output   agg_result_0_we0;
output  [63:0] agg_result_0_d0;
output  [3:0] agg_result_0_address1;
output   agg_result_0_ce1;
output   agg_result_0_we1;
output  [63:0] agg_result_0_d1;
input  [63:0] agg_result_0_q1;
output  [3:0] agg_result_1_address0;
output   agg_result_1_ce0;
output   agg_result_1_we0;
output  [63:0] agg_result_1_d0;
output  [3:0] agg_result_1_address1;
output   agg_result_1_ce1;
output   agg_result_1_we1;
output  [63:0] agg_result_1_d1;
input  [63:0] agg_result_1_q1;
output  [3:0] agg_result_2_address0;
output   agg_result_2_ce0;
output   agg_result_2_we0;
output  [63:0] agg_result_2_d0;
output  [3:0] agg_result_2_address1;
output   agg_result_2_ce1;
output   agg_result_2_we1;
output  [63:0] agg_result_2_d1;
input  [63:0] agg_result_2_q1;
output  [3:0] agg_result_3_address0;
output   agg_result_3_ce0;
output   agg_result_3_we0;
output  [63:0] agg_result_3_d0;
output  [3:0] agg_result_3_address1;
output   agg_result_3_ce1;
output   agg_result_3_we1;
output  [63:0] agg_result_3_d1;
input  [63:0] agg_result_3_q1;
output  [3:0] agg_result_4_address0;
output   agg_result_4_ce0;
output   agg_result_4_we0;
output  [63:0] agg_result_4_d0;
output  [3:0] agg_result_4_address1;
output   agg_result_4_ce1;
output   agg_result_4_we1;
output  [63:0] agg_result_4_d1;
input  [63:0] agg_result_4_q1;
output  [3:0] agg_result_5_address0;
output   agg_result_5_ce0;
output   agg_result_5_we0;
output  [63:0] agg_result_5_d0;
output  [3:0] agg_result_5_address1;
output   agg_result_5_ce1;
output   agg_result_5_we1;
output  [63:0] agg_result_5_d1;
input  [63:0] agg_result_5_q1;
output  [3:0] agg_result_6_address0;
output   agg_result_6_ce0;
output   agg_result_6_we0;
output  [63:0] agg_result_6_d0;
output  [3:0] agg_result_6_address1;
output   agg_result_6_ce1;
output   agg_result_6_we1;
output  [63:0] agg_result_6_d1;
input  [63:0] agg_result_6_q1;
output  [3:0] agg_result_7_address0;
output   agg_result_7_ce0;
output   agg_result_7_we0;
output  [63:0] agg_result_7_d0;
output  [3:0] agg_result_7_address1;
output   agg_result_7_ce1;
output   agg_result_7_we1;
output  [63:0] agg_result_7_d1;
input  [63:0] agg_result_7_q1;
input  [63:0] A_0_read;
input  [63:0] A_0_read_96;
input  [63:0] A_0_read_97;
input  [63:0] A_0_read_98;
input  [63:0] A_0_read_99;
input  [63:0] A_0_read_100;
input  [63:0] A_0_read_101;
input  [63:0] A_0_read_102;
input  [63:0] A_0_read_103;
input  [63:0] A_0_read_104;
output  [2:0] B_0_address0;
output   B_0_ce0;
input  [63:0] B_0_q0;
output  [63:0] grp_fu_8521_p_din0;
output  [63:0] grp_fu_8521_p_din1;
output  [0:0] grp_fu_8521_p_opcode;
input  [63:0] grp_fu_8521_p_dout0;
output   grp_fu_8521_p_ce;
output  [63:0] grp_fu_8613_p_din0;
output  [63:0] grp_fu_8613_p_din1;
input  [63:0] grp_fu_8613_p_dout0;
output   grp_fu_8613_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] agg_result_0_address0;
reg agg_result_0_ce0;
reg agg_result_0_we0;
reg[63:0] agg_result_0_d0;
reg[3:0] agg_result_0_address1;
reg agg_result_0_ce1;
reg[3:0] agg_result_1_address0;
reg agg_result_1_ce0;
reg agg_result_1_we0;
reg[63:0] agg_result_1_d0;
reg[3:0] agg_result_1_address1;
reg agg_result_1_ce1;
reg[3:0] agg_result_2_address0;
reg agg_result_2_ce0;
reg agg_result_2_we0;
reg[63:0] agg_result_2_d0;
reg[3:0] agg_result_2_address1;
reg agg_result_2_ce1;
reg[3:0] agg_result_3_address0;
reg agg_result_3_ce0;
reg agg_result_3_we0;
reg[63:0] agg_result_3_d0;
reg[3:0] agg_result_3_address1;
reg agg_result_3_ce1;
reg[3:0] agg_result_4_address0;
reg agg_result_4_ce0;
reg agg_result_4_we0;
reg[63:0] agg_result_4_d0;
reg[3:0] agg_result_4_address1;
reg agg_result_4_ce1;
reg[3:0] agg_result_5_address0;
reg agg_result_5_ce0;
reg agg_result_5_we0;
reg[63:0] agg_result_5_d0;
reg[3:0] agg_result_5_address1;
reg agg_result_5_ce1;
reg[3:0] agg_result_6_address0;
reg agg_result_6_ce0;
reg agg_result_6_we0;
reg[63:0] agg_result_6_d0;
reg[3:0] agg_result_6_address1;
reg agg_result_6_ce1;
reg[3:0] agg_result_7_address0;
reg agg_result_7_ce0;
reg agg_result_7_we0;
reg[63:0] agg_result_7_d0;
reg[3:0] agg_result_7_address1;
reg agg_result_7_ce1;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state6;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_idle;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_ready;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_we0;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_d0;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address1;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce1;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_we0;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_d0;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address1;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce1;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_we0;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_d0;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address1;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce1;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_we0;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_d0;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address1;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce1;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_we0;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_d0;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address1;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce1;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_we0;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_d0;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address1;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce1;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_we0;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_d0;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address1;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce1;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_we0;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_d0;
wire   [3:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address1;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce1;
wire   [2:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_address0;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_ce0;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din0;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din1;
wire   [0:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_opcode;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_ce;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din0;
wire   [63:0] grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din1;
wire    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_ce;
reg    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    agg_result_0_we1_local;
reg    agg_result_0_ce1_local;
reg   [3:0] agg_result_0_address1_local;
reg    agg_result_0_we0_local;
reg    agg_result_0_ce0_local;
reg   [3:0] agg_result_0_address0_local;
reg    agg_result_1_we1_local;
reg    agg_result_1_ce1_local;
reg   [3:0] agg_result_1_address1_local;
reg    agg_result_1_we0_local;
reg    agg_result_1_ce0_local;
reg   [3:0] agg_result_1_address0_local;
reg    agg_result_2_we1_local;
reg    agg_result_2_ce1_local;
reg   [3:0] agg_result_2_address1_local;
reg    agg_result_2_we0_local;
reg    agg_result_2_ce0_local;
reg   [3:0] agg_result_2_address0_local;
reg    agg_result_3_we1_local;
reg    agg_result_3_ce1_local;
reg   [3:0] agg_result_3_address1_local;
reg    agg_result_3_we0_local;
reg    agg_result_3_ce0_local;
reg   [3:0] agg_result_3_address0_local;
reg    agg_result_4_we1_local;
reg    agg_result_4_ce1_local;
reg   [3:0] agg_result_4_address1_local;
reg    agg_result_4_we0_local;
reg    agg_result_4_ce0_local;
reg   [3:0] agg_result_4_address0_local;
reg    agg_result_5_we1_local;
reg    agg_result_5_ce1_local;
reg   [3:0] agg_result_5_address1_local;
reg    agg_result_5_we0_local;
reg    agg_result_5_ce0_local;
reg   [3:0] agg_result_5_address0_local;
reg    agg_result_6_we1_local;
reg    agg_result_6_ce1_local;
reg   [3:0] agg_result_6_address1_local;
reg    agg_result_6_we0_local;
reg    agg_result_6_ce0_local;
reg   [3:0] agg_result_6_address0_local;
reg    agg_result_7_we1_local;
reg    agg_result_7_ce1_local;
reg   [3:0] agg_result_7_address1_local;
reg    agg_result_7_we0_local;
reg    agg_result_7_ce0_local;
reg   [3:0] agg_result_7_address0_local;
reg    grp_fu_1024_ce;
reg    grp_fu_1028_ce;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg = 1'b0;
end

accelerator_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start),
    .ap_done(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done),
    .ap_idle(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_idle),
    .ap_ready(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_ready),
    .A_0_read(A_0_read),
    .A_0_read_38(A_0_read_96),
    .A_0_read_39(A_0_read_97),
    .A_0_read_40(A_0_read_98),
    .A_0_read_41(A_0_read_99),
    .A_0_read_42(A_0_read_100),
    .A_0_read_43(A_0_read_101),
    .A_0_read_44(A_0_read_102),
    .A_0_read_45(A_0_read_103),
    .A_0_read_46(A_0_read_104),
    .agg_result_0_address0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address0),
    .agg_result_0_ce0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce0),
    .agg_result_0_we0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_we0),
    .agg_result_0_d0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_d0),
    .agg_result_0_address1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address1),
    .agg_result_0_ce1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce1),
    .agg_result_0_q1(agg_result_0_q1),
    .agg_result_1_address0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address0),
    .agg_result_1_ce0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce0),
    .agg_result_1_we0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_we0),
    .agg_result_1_d0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_d0),
    .agg_result_1_address1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address1),
    .agg_result_1_ce1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce1),
    .agg_result_1_q1(agg_result_1_q1),
    .agg_result_2_address0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address0),
    .agg_result_2_ce0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce0),
    .agg_result_2_we0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_we0),
    .agg_result_2_d0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_d0),
    .agg_result_2_address1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address1),
    .agg_result_2_ce1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce1),
    .agg_result_2_q1(agg_result_2_q1),
    .agg_result_3_address0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address0),
    .agg_result_3_ce0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce0),
    .agg_result_3_we0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_we0),
    .agg_result_3_d0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_d0),
    .agg_result_3_address1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address1),
    .agg_result_3_ce1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce1),
    .agg_result_3_q1(agg_result_3_q1),
    .agg_result_4_address0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address0),
    .agg_result_4_ce0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce0),
    .agg_result_4_we0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_we0),
    .agg_result_4_d0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_d0),
    .agg_result_4_address1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address1),
    .agg_result_4_ce1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce1),
    .agg_result_4_q1(agg_result_4_q1),
    .agg_result_5_address0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address0),
    .agg_result_5_ce0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce0),
    .agg_result_5_we0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_we0),
    .agg_result_5_d0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_d0),
    .agg_result_5_address1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address1),
    .agg_result_5_ce1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce1),
    .agg_result_5_q1(agg_result_5_q1),
    .agg_result_6_address0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address0),
    .agg_result_6_ce0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce0),
    .agg_result_6_we0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_we0),
    .agg_result_6_d0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_d0),
    .agg_result_6_address1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address1),
    .agg_result_6_ce1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce1),
    .agg_result_6_q1(agg_result_6_q1),
    .agg_result_7_address0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address0),
    .agg_result_7_ce0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce0),
    .agg_result_7_we0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_we0),
    .agg_result_7_d0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_d0),
    .agg_result_7_address1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address1),
    .agg_result_7_ce1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce1),
    .agg_result_7_q1(agg_result_7_q1),
    .B_0_address0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_address0),
    .B_0_ce0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_ce0),
    .B_0_q0(B_0_q0),
    .grp_fu_1024_p_din0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din0),
    .grp_fu_1024_p_din1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din1),
    .grp_fu_1024_p_opcode(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_opcode),
    .grp_fu_1024_p_dout0(grp_fu_8521_p_dout0),
    .grp_fu_1024_p_ce(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_ce),
    .grp_fu_1028_p_din0(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din0),
    .grp_fu_1028_p_din1(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din1),
    .grp_fu_1028_p_dout0(grp_fu_8613_p_dout0),
    .grp_fu_1028_p_ce(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_ready == 1'b1)) begin
            grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_0_address0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address0;
    end else begin
        agg_result_0_address0 = agg_result_0_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_0_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_0_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_0_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_0_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_0_address0_local = 64'd1;
    end else begin
        agg_result_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_0_address1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address1;
    end else begin
        agg_result_0_address1 = agg_result_0_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_0_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_0_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_0_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_0_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_0_address1_local = 64'd0;
    end else begin
        agg_result_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_0_ce0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce0;
    end else begin
        agg_result_0_ce0 = agg_result_0_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_0_ce0_local = 1'b1;
    end else begin
        agg_result_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_0_ce1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce1;
    end else begin
        agg_result_0_ce1 = agg_result_0_ce1_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_0_ce1_local = 1'b1;
    end else begin
        agg_result_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_0_d0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_d0;
    end else begin
        agg_result_0_d0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_0_we0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_we0;
    end else begin
        agg_result_0_we0 = agg_result_0_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_0_we0_local = 1'b1;
    end else begin
        agg_result_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_0_we1_local = 1'b1;
    end else begin
        agg_result_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_1_address0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address0;
    end else begin
        agg_result_1_address0 = agg_result_1_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_1_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_1_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_1_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_1_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_1_address0_local = 64'd1;
    end else begin
        agg_result_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_1_address1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address1;
    end else begin
        agg_result_1_address1 = agg_result_1_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_1_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_1_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_1_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_1_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_1_address1_local = 64'd0;
    end else begin
        agg_result_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_1_ce0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce0;
    end else begin
        agg_result_1_ce0 = agg_result_1_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_1_ce0_local = 1'b1;
    end else begin
        agg_result_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_1_ce1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce1;
    end else begin
        agg_result_1_ce1 = agg_result_1_ce1_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_1_ce1_local = 1'b1;
    end else begin
        agg_result_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_1_d0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_d0;
    end else begin
        agg_result_1_d0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_1_we0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_we0;
    end else begin
        agg_result_1_we0 = agg_result_1_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_1_we0_local = 1'b1;
    end else begin
        agg_result_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_1_we1_local = 1'b1;
    end else begin
        agg_result_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_2_address0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address0;
    end else begin
        agg_result_2_address0 = agg_result_2_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_2_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_2_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_2_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_2_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_2_address0_local = 64'd1;
    end else begin
        agg_result_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_2_address1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address1;
    end else begin
        agg_result_2_address1 = agg_result_2_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_2_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_2_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_2_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_2_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_2_address1_local = 64'd0;
    end else begin
        agg_result_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_2_ce0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce0;
    end else begin
        agg_result_2_ce0 = agg_result_2_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_2_ce0_local = 1'b1;
    end else begin
        agg_result_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_2_ce1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce1;
    end else begin
        agg_result_2_ce1 = agg_result_2_ce1_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_2_ce1_local = 1'b1;
    end else begin
        agg_result_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_2_d0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_d0;
    end else begin
        agg_result_2_d0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_2_we0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_we0;
    end else begin
        agg_result_2_we0 = agg_result_2_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_2_we0_local = 1'b1;
    end else begin
        agg_result_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_2_we1_local = 1'b1;
    end else begin
        agg_result_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_3_address0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address0;
    end else begin
        agg_result_3_address0 = agg_result_3_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_3_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_3_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_3_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_3_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_3_address0_local = 64'd1;
    end else begin
        agg_result_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_3_address1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address1;
    end else begin
        agg_result_3_address1 = agg_result_3_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_3_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_3_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_3_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_3_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_3_address1_local = 64'd0;
    end else begin
        agg_result_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_3_ce0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce0;
    end else begin
        agg_result_3_ce0 = agg_result_3_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_3_ce0_local = 1'b1;
    end else begin
        agg_result_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_3_ce1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce1;
    end else begin
        agg_result_3_ce1 = agg_result_3_ce1_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_3_ce1_local = 1'b1;
    end else begin
        agg_result_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_3_d0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_d0;
    end else begin
        agg_result_3_d0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_3_we0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_we0;
    end else begin
        agg_result_3_we0 = agg_result_3_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_3_we0_local = 1'b1;
    end else begin
        agg_result_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_3_we1_local = 1'b1;
    end else begin
        agg_result_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_4_address0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address0;
    end else begin
        agg_result_4_address0 = agg_result_4_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_4_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_4_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_4_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_4_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_4_address0_local = 64'd1;
    end else begin
        agg_result_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_4_address1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address1;
    end else begin
        agg_result_4_address1 = agg_result_4_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_4_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_4_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_4_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_4_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_4_address1_local = 64'd0;
    end else begin
        agg_result_4_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_4_ce0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce0;
    end else begin
        agg_result_4_ce0 = agg_result_4_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_4_ce0_local = 1'b1;
    end else begin
        agg_result_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_4_ce1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce1;
    end else begin
        agg_result_4_ce1 = agg_result_4_ce1_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_4_ce1_local = 1'b1;
    end else begin
        agg_result_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_4_d0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_d0;
    end else begin
        agg_result_4_d0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_4_we0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_we0;
    end else begin
        agg_result_4_we0 = agg_result_4_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_4_we0_local = 1'b1;
    end else begin
        agg_result_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_4_we1_local = 1'b1;
    end else begin
        agg_result_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_5_address0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address0;
    end else begin
        agg_result_5_address0 = agg_result_5_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_5_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_5_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_5_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_5_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_5_address0_local = 64'd1;
    end else begin
        agg_result_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_5_address1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address1;
    end else begin
        agg_result_5_address1 = agg_result_5_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_5_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_5_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_5_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_5_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_5_address1_local = 64'd0;
    end else begin
        agg_result_5_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_5_ce0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce0;
    end else begin
        agg_result_5_ce0 = agg_result_5_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_5_ce0_local = 1'b1;
    end else begin
        agg_result_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_5_ce1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce1;
    end else begin
        agg_result_5_ce1 = agg_result_5_ce1_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_5_ce1_local = 1'b1;
    end else begin
        agg_result_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_5_d0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_d0;
    end else begin
        agg_result_5_d0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_5_we0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_we0;
    end else begin
        agg_result_5_we0 = agg_result_5_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_5_we0_local = 1'b1;
    end else begin
        agg_result_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_5_we1_local = 1'b1;
    end else begin
        agg_result_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_6_address0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address0;
    end else begin
        agg_result_6_address0 = agg_result_6_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_6_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_6_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_6_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_6_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_6_address0_local = 64'd1;
    end else begin
        agg_result_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_6_address1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address1;
    end else begin
        agg_result_6_address1 = agg_result_6_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_6_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_6_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_6_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_6_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_6_address1_local = 64'd0;
    end else begin
        agg_result_6_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_6_ce0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce0;
    end else begin
        agg_result_6_ce0 = agg_result_6_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_6_ce0_local = 1'b1;
    end else begin
        agg_result_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_6_ce1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce1;
    end else begin
        agg_result_6_ce1 = agg_result_6_ce1_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_6_ce1_local = 1'b1;
    end else begin
        agg_result_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_6_d0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_d0;
    end else begin
        agg_result_6_d0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_6_we0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_we0;
    end else begin
        agg_result_6_we0 = agg_result_6_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_6_we0_local = 1'b1;
    end else begin
        agg_result_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_6_we1_local = 1'b1;
    end else begin
        agg_result_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_7_address0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address0;
    end else begin
        agg_result_7_address0 = agg_result_7_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_7_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_7_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_7_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_7_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_7_address0_local = 64'd1;
    end else begin
        agg_result_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_7_address1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address1;
    end else begin
        agg_result_7_address1 = agg_result_7_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        agg_result_7_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        agg_result_7_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        agg_result_7_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        agg_result_7_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        agg_result_7_address1_local = 64'd0;
    end else begin
        agg_result_7_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_7_ce0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce0;
    end else begin
        agg_result_7_ce0 = agg_result_7_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_7_ce0_local = 1'b1;
    end else begin
        agg_result_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_7_ce1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce1;
    end else begin
        agg_result_7_ce1 = agg_result_7_ce1_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_7_ce1_local = 1'b1;
    end else begin
        agg_result_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_7_d0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_d0;
    end else begin
        agg_result_7_d0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        agg_result_7_we0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_we0;
    end else begin
        agg_result_7_we0 = agg_result_7_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_7_we0_local = 1'b1;
    end else begin
        agg_result_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        agg_result_7_we1_local = 1'b1;
    end else begin
        agg_result_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1024_ce = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_ce;
    end else begin
        grp_fu_1024_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1028_ce = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_ce;
    end else begin
        grp_fu_1028_ce = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_0_address0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_address0;

assign B_0_ce0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_ce0;

assign agg_result_0_d1 = 64'd0;

assign agg_result_0_we1 = agg_result_0_we1_local;

assign agg_result_1_d1 = 64'd0;

assign agg_result_1_we1 = agg_result_1_we1_local;

assign agg_result_2_d1 = 64'd0;

assign agg_result_2_we1 = agg_result_2_we1_local;

assign agg_result_3_d1 = 64'd0;

assign agg_result_3_we1 = agg_result_3_we1_local;

assign agg_result_4_d1 = 64'd0;

assign agg_result_4_we1 = agg_result_4_we1_local;

assign agg_result_5_d1 = 64'd0;

assign agg_result_5_we1 = agg_result_5_we1_local;

assign agg_result_6_d1 = 64'd0;

assign agg_result_6_we1 = agg_result_6_we1_local;

assign agg_result_7_d1 = 64'd0;

assign agg_result_7_we1 = agg_result_7_we1_local;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign grp_fu_8521_p_ce = grp_fu_1024_ce;

assign grp_fu_8521_p_din0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din0;

assign grp_fu_8521_p_din1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din1;

assign grp_fu_8521_p_opcode = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_opcode;

assign grp_fu_8613_p_ce = grp_fu_1028_ce;

assign grp_fu_8613_p_din0 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din0;

assign grp_fu_8613_p_din1 = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din1;

assign grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start = grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg;

endmodule //accelerator_matmul_10ul_1ul_8ul_s
