Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Nov 19 19:35:04 2020
| Host         : higgs.physics.ucsb.edu running 64-bit unknown
| Command      : report_control_sets -verbose -file LED_blinker_control_sets_placed.rpt
| Design       : LED_blinker
| Device       : xcku040
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             297 |           45 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------+-------------------------+------------------+----------------+
| Clock Signal | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------+---------------+-------------------------+------------------+----------------+
|  clk_emc     |               | LEDS_CFV_6_reg_i_1_n_1  |                1 |              1 |
|  clk_ref_4   |               | LEDS_CFV_2_reg_i_1_n_1  |                1 |              1 |
|  clk_ref_3   |               | LEDS_CFV_3_reg_i_1_n_1  |                1 |              1 |
|  cms_clk     |               | p_0_in                  |                1 |              1 |
|  clk_ref_1   |               | LEDS_CFV_1_reg_i_1_n_1  |                1 |              1 |
|  clk_ref_5   |               | LEDS_CFV_5_reg_i_1_n_1  |                1 |              1 |
|  clk_gp_7    |               | LEDS_CFV_7_reg_i_1_n_1  |                1 |              1 |
|  clk_gp_6    |               | LEDS_CFV_4_reg_i_1_n_1  |                1 |              1 |
|  clk_ref_2   |               | LEDS_CFV_0_reg_i_1_n_1  |                1 |              1 |
|  clk_ref_3   |               | LEDS_CFV_3_reg_i_2_n_15 |                4 |             32 |
|  clk_ref_5   |               | LEDS_CFV_5_reg_i_2_n_15 |                4 |             32 |
|  clk_ref_2   |               | LEDS_CFV_0_reg_i_2_n_15 |                4 |             32 |
|  clk_gp_6    |               | LEDS_CFV_4_reg_i_2_n_15 |                4 |             32 |
|  clk_gp_7    |               | LEDS_CFV_7_reg_i_2_n_15 |                4 |             32 |
|  clk_ref_1   |               | LEDS_CFV_1_reg_i_2_n_15 |                4 |             32 |
|  cms_clk     |               | clear                   |                4 |             32 |
|  clk_ref_4   |               | LEDS_CFV_2_reg_i_2_n_15 |                4 |             32 |
|  clk_emc     |               | LEDS_CFV_6_reg_i_2_n_15 |                4 |             32 |
+--------------+---------------+-------------------------+------------------+----------------+


