# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../oef_4_les_1.srcs/sources_1/new/4bit_counter.vhd" \
"../../../../oef_4_les_1.srcs/sources_1/imports/new/prescaler.vhd" \
"../../../../oef_4_les_1.srcs/sources_1/new/toplevel.vhd" \
"../../../../oef_4_les_1.srcs/sim_1/new/toplevel_tb.vhd" \

# Do not sort compile order
nosort
