#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14ce07680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14ce09890 .scope module, "control_testbench" "control_testbench" 3 4;
 .timescale -9 -10;
L_0x1500680a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002bcdc20_0 .net "EX_alu_op", 2 0, L_0x1500680a0;  1 drivers
v0x600002bcdcb0_0 .net "EX_alu_src", 0 0, L_0x6000032cc620;  1 drivers
v0x600002bcdd40_0 .net "MEM_branch_inst", 0 0, L_0x6000028cc320;  1 drivers
v0x600002bcddd0_0 .net "MEM_mem_read", 0 0, L_0x6000028cc280;  1 drivers
v0x600002bcde60_0 .net "MEM_mem_write", 0 0, L_0x6000028cc1e0;  1 drivers
v0x600002bcdef0_0 .net "WB_write_enable", 0 0, L_0x6000032cc690;  1 drivers
v0x600002bcdf80_0 .net "WB_write_mem_to_reg", 0 0, L_0x6000028cc3c0;  1 drivers
v0x600002bce010_0 .var "in_instruction", 31 0;
S_0x14ce09a00 .scope module, "dut" "control" 3 18, 4 3 0, S_0x14ce09890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_instruction";
    .port_info 1 /OUTPUT 1 "EX_alu_src";
    .port_info 2 /OUTPUT 3 "EX_alu_op";
    .port_info 3 /OUTPUT 1 "MEM_mem_write";
    .port_info 4 /OUTPUT 1 "MEM_mem_read";
    .port_info 5 /OUTPUT 1 "MEM_branch_inst";
    .port_info 6 /OUTPUT 1 "WB_write_mem_to_reg";
    .port_info 7 /OUTPUT 1 "WB_write_enable";
L_0x6000032cc620 .functor OR 1, L_0x6000028cc0a0, L_0x6000028cc140, C4<0>, C4<0>;
L_0x6000032cc690 .functor OR 1, L_0x6000028cc460, L_0x6000028cc500, C4<0>, C4<0>;
v0x600002bcd050_0 .net "EX_alu_op", 2 0, L_0x1500680a0;  alias, 1 drivers
v0x600002bcd0e0_0 .net "EX_alu_src", 0 0, L_0x6000032cc620;  alias, 1 drivers
v0x600002bcd170_0 .net "MEM_branch_inst", 0 0, L_0x6000028cc320;  alias, 1 drivers
v0x600002bcd200_0 .net "MEM_mem_read", 0 0, L_0x6000028cc280;  alias, 1 drivers
v0x600002bcd290_0 .net "MEM_mem_write", 0 0, L_0x6000028cc1e0;  alias, 1 drivers
v0x600002bcd320_0 .net "WB_write_enable", 0 0, L_0x6000032cc690;  alias, 1 drivers
v0x600002bcd3b0_0 .net "WB_write_mem_to_reg", 0 0, L_0x6000028cc3c0;  alias, 1 drivers
L_0x1500680e8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x600002bcd440_0 .net/2u *"_ivl_14", 6 0, L_0x1500680e8;  1 drivers
L_0x150068130 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x600002bcd4d0_0 .net/2u *"_ivl_18", 6 0, L_0x150068130;  1 drivers
L_0x150068010 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x600002bcd560_0 .net/2u *"_ivl_2", 6 0, L_0x150068010;  1 drivers
L_0x150068178 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x600002bcd5f0_0 .net/2u *"_ivl_22", 6 0, L_0x150068178;  1 drivers
L_0x1500681c0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x600002bcd680_0 .net/2u *"_ivl_26", 6 0, L_0x1500681c0;  1 drivers
L_0x150068208 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x600002bcd710_0 .net/2u *"_ivl_30", 6 0, L_0x150068208;  1 drivers
v0x600002bcd7a0_0 .net *"_ivl_32", 0 0, L_0x6000028cc460;  1 drivers
L_0x150068250 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x600002bcd830_0 .net/2u *"_ivl_34", 6 0, L_0x150068250;  1 drivers
v0x600002bcd8c0_0 .net *"_ivl_36", 0 0, L_0x6000028cc500;  1 drivers
v0x600002bcd950_0 .net *"_ivl_4", 0 0, L_0x6000028cc0a0;  1 drivers
L_0x150068058 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x600002bcd9e0_0 .net/2u *"_ivl_6", 6 0, L_0x150068058;  1 drivers
v0x600002bcda70_0 .net *"_ivl_8", 0 0, L_0x6000028cc140;  1 drivers
v0x600002bcdb00_0 .net "in_instruction", 31 0, v0x600002bce010_0;  1 drivers
v0x600002bcdb90_0 .net "opcode", 6 0, L_0x6000028cc000;  1 drivers
L_0x6000028cc000 .part v0x600002bce010_0, 0, 7;
L_0x6000028cc0a0 .cmp/eq 7, L_0x6000028cc000, L_0x150068010;
L_0x6000028cc140 .cmp/eq 7, L_0x6000028cc000, L_0x150068058;
L_0x6000028cc1e0 .cmp/eq 7, L_0x6000028cc000, L_0x1500680e8;
L_0x6000028cc280 .cmp/eq 7, L_0x6000028cc000, L_0x150068130;
L_0x6000028cc320 .cmp/eq 7, L_0x6000028cc000, L_0x150068178;
L_0x6000028cc3c0 .cmp/eq 7, L_0x6000028cc000, L_0x1500681c0;
L_0x6000028cc460 .cmp/eq 7, L_0x6000028cc000, L_0x150068208;
L_0x6000028cc500 .cmp/eq 7, L_0x6000028cc000, L_0x150068250;
    .scope S_0x14ce09890;
T_0 ;
    %vpi_call/w 3 31 "$dumpfile", "control_testbench.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14ce09890 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x14ce09890;
T_1 ;
    %vpi_call/w 3 38 "$display", "\012Test Case 1: R-type (ADD)" {0 0 0};
    %pushi/vec4 3211443, 0, 32;
    %store/vec4 v0x600002bce010_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x600002bcdcb0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %vpi_call/w 3 41 "$error", "ADD: EX_alu_src should be 0" {0 0 0};
T_1.0 ;
    %load/vec4 v0x600002bcde60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 6;
    %vpi_call/w 3 42 "$error", "ADD: MEM_mem_write should be 0" {0 0 0};
T_1.2 ;
    %load/vec4 v0x600002bcddd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.4, 6;
    %vpi_call/w 3 43 "$error", "ADD: MEM_mem_read should be 0" {0 0 0};
T_1.4 ;
    %load/vec4 v0x600002bcdd40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.6, 6;
    %vpi_call/w 3 44 "$error", "ADD: MEM_branch_inst should be 0" {0 0 0};
T_1.6 ;
    %load/vec4 v0x600002bcdef0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.8, 6;
    %vpi_call/w 3 45 "$error", "ADD: WB_write_enable should be 1" {0 0 0};
T_1.8 ;
    %load/vec4 v0x600002bcdf80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.10, 6;
    %vpi_call/w 3 46 "$error", "ADD: WB_write_mem_to_reg should be 0" {0 0 0};
T_1.10 ;
    %vpi_call/w 3 49 "$display", "\012Test Case 2: I-type (LOAD)" {0 0 0};
    %pushi/vec4 4268163, 0, 32;
    %store/vec4 v0x600002bce010_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x600002bcdcb0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.12, 6;
    %vpi_call/w 3 52 "$error", "LOAD: EX_alu_src should be 1" {0 0 0};
T_1.12 ;
    %load/vec4 v0x600002bcde60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.14, 6;
    %vpi_call/w 3 53 "$error", "LOAD: MEM_mem_write should be 0" {0 0 0};
T_1.14 ;
    %load/vec4 v0x600002bcddd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.16, 6;
    %vpi_call/w 3 54 "$error", "LOAD: MEM_mem_read should be 1" {0 0 0};
T_1.16 ;
    %load/vec4 v0x600002bcdd40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.18, 6;
    %vpi_call/w 3 55 "$error", "LOAD: MEM_branch_inst should be 0" {0 0 0};
T_1.18 ;
    %load/vec4 v0x600002bcdef0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.20, 6;
    %vpi_call/w 3 56 "$error", "LOAD: WB_write_enable should be 1" {0 0 0};
T_1.20 ;
    %load/vec4 v0x600002bcdf80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.22, 6;
    %vpi_call/w 3 57 "$error", "LOAD: WB_write_mem_to_reg should be 1" {0 0 0};
T_1.22 ;
    %vpi_call/w 3 60 "$display", "\012Test Case 3: S-type (STORE)" {0 0 0};
    %pushi/vec4 1123363, 0, 32;
    %store/vec4 v0x600002bce010_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x600002bcdcb0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.24, 6;
    %vpi_call/w 3 63 "$error", "STORE: EX_alu_src should be 1" {0 0 0};
T_1.24 ;
    %load/vec4 v0x600002bcde60_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.26, 6;
    %vpi_call/w 3 64 "$error", "STORE: MEM_mem_write should be 1" {0 0 0};
T_1.26 ;
    %load/vec4 v0x600002bcddd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.28, 6;
    %vpi_call/w 3 65 "$error", "STORE: MEM_mem_read should be 0" {0 0 0};
T_1.28 ;
    %load/vec4 v0x600002bcdd40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.30, 6;
    %vpi_call/w 3 66 "$error", "STORE: MEM_branch_inst should be 0" {0 0 0};
T_1.30 ;
    %load/vec4 v0x600002bcdef0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.32, 6;
    %vpi_call/w 3 67 "$error", "STORE: WB_write_enable should be 0" {0 0 0};
T_1.32 ;
    %load/vec4 v0x600002bcdf80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.34, 6;
    %vpi_call/w 3 68 "$error", "STORE: WB_write_mem_to_reg should be 0" {0 0 0};
T_1.34 ;
    %vpi_call/w 3 71 "$display", "\012Test Case 4: B-type (BRANCH)" {0 0 0};
    %pushi/vec4 2131555, 0, 32;
    %store/vec4 v0x600002bce010_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x600002bcdcb0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.36, 6;
    %vpi_call/w 3 74 "$error", "BRANCH: EX_alu_src should be 0" {0 0 0};
T_1.36 ;
    %load/vec4 v0x600002bcde60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.38, 6;
    %vpi_call/w 3 75 "$error", "BRANCH: MEM_mem_write should be 0" {0 0 0};
T_1.38 ;
    %load/vec4 v0x600002bcddd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.40, 6;
    %vpi_call/w 3 76 "$error", "BRANCH: MEM_mem_read should be 0" {0 0 0};
T_1.40 ;
    %load/vec4 v0x600002bcdd40_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.42, 6;
    %vpi_call/w 3 77 "$error", "BRANCH: MEM_branch_inst should be 1" {0 0 0};
T_1.42 ;
    %load/vec4 v0x600002bcdef0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.44, 6;
    %vpi_call/w 3 78 "$error", "BRANCH: WB_write_enable should be 0" {0 0 0};
T_1.44 ;
    %load/vec4 v0x600002bcdf80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.46, 6;
    %vpi_call/w 3 79 "$error", "BRANCH: WB_write_mem_to_reg should be 0" {0 0 0};
T_1.46 ;
    %vpi_call/w 3 82 "$display", "\012Test Case 5: I-type (ADDI)" {0 0 0};
    %pushi/vec4 5275795, 0, 32;
    %store/vec4 v0x600002bce010_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x600002bcdcb0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.48, 6;
    %vpi_call/w 3 85 "$error", "ADDI: EX_alu_src should be 0" {0 0 0};
T_1.48 ;
    %load/vec4 v0x600002bcde60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.50, 6;
    %vpi_call/w 3 86 "$error", "ADDI: MEM_mem_write should be 0" {0 0 0};
T_1.50 ;
    %load/vec4 v0x600002bcddd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.52, 6;
    %vpi_call/w 3 87 "$error", "ADDI: MEM_mem_read should be 0" {0 0 0};
T_1.52 ;
    %load/vec4 v0x600002bcdd40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.54, 6;
    %vpi_call/w 3 88 "$error", "ADDI: MEM_branch_inst should be 0" {0 0 0};
T_1.54 ;
    %load/vec4 v0x600002bcdef0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.56, 6;
    %vpi_call/w 3 89 "$error", "ADDI: WB_write_enable should be 1" {0 0 0};
T_1.56 ;
    %load/vec4 v0x600002bcdf80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.58, 6;
    %vpi_call/w 3 90 "$error", "ADDI: WB_write_mem_to_reg should be 0" {0 0 0};
T_1.58 ;
    %vpi_call/w 3 92 "$display", "\012All tests completed!" {0 0 0};
    %vpi_call/w 3 93 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "control_testbench.sv";
    "./control.sv";
