{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 10:19:38 2023 " "Info: Processing started: Thu Dec 21 10:19:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off xuat_xung -c xuat_xung " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xuat_xung -c xuat_xung" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt\[3\] register cnt\[16\] 50.07 MHz 19.972 ns Internal " "Info: Clock \"clk\" has Internal fmax of 50.07 MHz between source register \"cnt\[3\]\" and destination register \"cnt\[16\]\" (period= 19.972 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.263 ns + Longest register register " "Info: + Longest register to register delay is 19.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[3\] 1 REG LC_X13_Y9_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y9_N2; Fanout = 3; REG Node = 'cnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[3] } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.747 ns) 3.185 ns Add0~92 2 COMB LC_X11_Y10_N6 2 " "Info: 2: + IC(2.438 ns) + CELL(0.747 ns) = 3.185 ns; Loc. = LC_X11_Y10_N6; Fanout = 2; COMB Node = 'Add0~92'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { cnt[3] Add0~92 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.308 ns Add0~97 3 COMB LC_X11_Y10_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.308 ns; Loc. = LC_X11_Y10_N7; Fanout = 2; COMB Node = 'Add0~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~92 Add0~97 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.431 ns Add0~107 4 COMB LC_X11_Y10_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.431 ns; Loc. = LC_X11_Y10_N8; Fanout = 2; COMB Node = 'Add0~107'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~97 Add0~107 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.830 ns Add0~112 5 COMB LC_X11_Y10_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.399 ns) = 3.830 ns; Loc. = LC_X11_Y10_N9; Fanout = 6; COMB Node = 'Add0~112'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Add0~107 Add0~112 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.064 ns Add0~115 6 COMB LC_X12_Y10_N0 6 " "Info: 6: + IC(0.000 ns) + CELL(1.234 ns) = 5.064 ns; Loc. = LC_X12_Y10_N0; Fanout = 6; COMB Node = 'Add0~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add0~112 Add0~115 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.511 ns) 8.164 ns LessThan0~2 7 COMB LC_X9_Y9_N2 1 " "Info: 7: + IC(2.589 ns) + CELL(0.511 ns) = 8.164 ns; Loc. = LC_X9_Y9_N2; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Add0~115 LessThan0~2 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.200 ns) 9.506 ns LessThan2~3 8 COMB LC_X10_Y9_N3 1 " "Info: 8: + IC(1.142 ns) + CELL(0.200 ns) = 9.506 ns; Loc. = LC_X10_Y9_N3; Fanout = 1; COMB Node = 'LessThan2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { LessThan0~2 LessThan2~3 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.200 ns) 11.546 ns LessThan2~4 9 COMB LC_X8_Y9_N6 2 " "Info: 9: + IC(1.840 ns) + CELL(0.200 ns) = 11.546 ns; Loc. = LC_X8_Y9_N6; Fanout = 2; COMB Node = 'LessThan2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { LessThan2~3 LessThan2~4 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 12.823 ns cnt\[24\]~0 10 COMB LC_X8_Y9_N8 1 " "Info: 10: + IC(0.766 ns) + CELL(0.511 ns) = 12.823 ns; Loc. = LC_X8_Y9_N8; Fanout = 1; COMB Node = 'cnt\[24\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { LessThan2~4 cnt[24]~0 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.511 ns) 15.170 ns cnt\[24\]~4 11 COMB LC_X12_Y9_N7 1 " "Info: 11: + IC(1.836 ns) + CELL(0.511 ns) = 15.170 ns; Loc. = LC_X12_Y9_N7; Fanout = 1; COMB Node = 'cnt\[24\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { cnt[24]~0 cnt[24]~4 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 15.675 ns cnt\[24\]~6 12 COMB LC_X12_Y9_N8 24 " "Info: 12: + IC(0.305 ns) + CELL(0.200 ns) = 15.675 ns; Loc. = LC_X12_Y9_N8; Fanout = 24; COMB Node = 'cnt\[24\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { cnt[24]~4 cnt[24]~6 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.997 ns) + CELL(0.591 ns) 19.263 ns cnt\[16\] 13 REG LC_X15_Y10_N9 2 " "Info: 13: + IC(2.997 ns) + CELL(0.591 ns) = 19.263 ns; Loc. = LC_X15_Y10_N9; Fanout = 2; REG Node = 'cnt\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.588 ns" { cnt[24]~6 cnt[16] } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.350 ns ( 27.77 % ) " "Info: Total cell delay = 5.350 ns ( 27.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.913 ns ( 72.23 % ) " "Info: Total interconnect delay = 13.913 ns ( 72.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.263 ns" { cnt[3] Add0~92 Add0~97 Add0~107 Add0~112 Add0~115 LessThan0~2 LessThan2~3 LessThan2~4 cnt[24]~0 cnt[24]~4 cnt[24]~6 cnt[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.263 ns" { cnt[3] {} Add0~92 {} Add0~97 {} Add0~107 {} Add0~112 {} Add0~115 {} LessThan0~2 {} LessThan2~3 {} LessThan2~4 {} cnt[24]~0 {} cnt[24]~4 {} cnt[24]~6 {} cnt[16] {} } { 0.000ns 2.438ns 0.000ns 0.000ns 0.000ns 0.000ns 2.589ns 1.142ns 1.840ns 0.766ns 1.836ns 0.305ns 2.997ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.200ns 0.200ns 0.511ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt\[16\] 2 REG LC_X15_Y10_N9 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y10_N9; Fanout = 2; REG Node = 'cnt\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk cnt[16] } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt\[3\] 2 REG LC_X13_Y9_N2 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y9_N2; Fanout = 3; REG Node = 'cnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk cnt[3] } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.263 ns" { cnt[3] Add0~92 Add0~97 Add0~107 Add0~112 Add0~115 LessThan0~2 LessThan2~3 LessThan2~4 cnt[24]~0 cnt[24]~4 cnt[24]~6 cnt[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.263 ns" { cnt[3] {} Add0~92 {} Add0~97 {} Add0~107 {} Add0~112 {} Add0~115 {} LessThan0~2 {} LessThan2~3 {} LessThan2~4 {} cnt[24]~0 {} cnt[24]~4 {} cnt[24]~6 {} cnt[16] {} } { 0.000ns 2.438ns 0.000ns 0.000ns 0.000ns 0.000ns 2.589ns 1.142ns 1.840ns 0.766ns 1.836ns 0.305ns 2.997ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.200ns 0.200ns 0.511ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt\[16\] mode\[1\] clk 9.756 ns register " "Info: tsu for register \"cnt\[16\]\" (data pin = \"mode\[1\]\", clock pin = \"clk\") is 9.756 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.242 ns + Longest pin register " "Info: + Longest pin to register delay is 13.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[1\] 1 PIN PIN_F4 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_F4; Fanout = 6; PIN Node = 'mode\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.052 ns) + CELL(0.740 ns) 4.924 ns cnt\[24\]~1 2 COMB LC_X10_Y9_N5 1 " "Info: 2: + IC(3.052 ns) + CELL(0.740 ns) = 4.924 ns; Loc. = LC_X10_Y9_N5; Fanout = 1; COMB Node = 'cnt\[24\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.792 ns" { mode[1] cnt[24]~1 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.200 ns) 7.124 ns cnt\[24\]~2 3 COMB LC_X11_Y8_N5 1 " "Info: 3: + IC(2.000 ns) + CELL(0.200 ns) = 7.124 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; COMB Node = 'cnt\[24\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { cnt[24]~1 cnt[24]~2 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.200 ns) 9.149 ns cnt\[24\]~4 4 COMB LC_X12_Y9_N7 1 " "Info: 4: + IC(1.825 ns) + CELL(0.200 ns) = 9.149 ns; Loc. = LC_X12_Y9_N7; Fanout = 1; COMB Node = 'cnt\[24\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { cnt[24]~2 cnt[24]~4 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.654 ns cnt\[24\]~6 5 COMB LC_X12_Y9_N8 24 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 9.654 ns; Loc. = LC_X12_Y9_N8; Fanout = 24; COMB Node = 'cnt\[24\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { cnt[24]~4 cnt[24]~6 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.997 ns) + CELL(0.591 ns) 13.242 ns cnt\[16\] 6 REG LC_X15_Y10_N9 2 " "Info: 6: + IC(2.997 ns) + CELL(0.591 ns) = 13.242 ns; Loc. = LC_X15_Y10_N9; Fanout = 2; REG Node = 'cnt\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.588 ns" { cnt[24]~6 cnt[16] } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.063 ns ( 23.13 % ) " "Info: Total cell delay = 3.063 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.179 ns ( 76.87 % ) " "Info: Total interconnect delay = 10.179 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.242 ns" { mode[1] cnt[24]~1 cnt[24]~2 cnt[24]~4 cnt[24]~6 cnt[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.242 ns" { mode[1] {} mode[1]~combout {} cnt[24]~1 {} cnt[24]~2 {} cnt[24]~4 {} cnt[24]~6 {} cnt[16] {} } { 0.000ns 0.000ns 3.052ns 2.000ns 1.825ns 0.305ns 2.997ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt\[16\] 2 REG LC_X15_Y10_N9 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y10_N9; Fanout = 2; REG Node = 'cnt\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk cnt[16] } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.242 ns" { mode[1] cnt[24]~1 cnt[24]~2 cnt[24]~4 cnt[24]~6 cnt[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.242 ns" { mode[1] {} mode[1]~combout {} cnt[24]~1 {} cnt[24]~2 {} cnt[24]~4 {} cnt[24]~6 {} cnt[16] {} } { 0.000ns 0.000ns 3.052ns 2.000ns 1.825ns 0.305ns 2.997ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk PulseOut PulseOut~reg0 9.792 ns register " "Info: tco from clock \"clk\" to destination pin \"PulseOut\" through register \"PulseOut~reg0\" is 9.792 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns PulseOut~reg0 2 REG LC_X12_Y9_N4 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y9_N4; Fanout = 5; REG Node = 'PulseOut~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk PulseOut~reg0 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk PulseOut~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} PulseOut~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.597 ns + Longest register pin " "Info: + Longest register to pin delay is 5.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PulseOut~reg0 1 REG LC_X12_Y9_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y9_N4; Fanout = 5; REG Node = 'PulseOut~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PulseOut~reg0 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.275 ns) + CELL(2.322 ns) 5.597 ns PulseOut 2 PIN PIN_D1 0 " "Info: 2: + IC(3.275 ns) + CELL(2.322 ns) = 5.597 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'PulseOut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.597 ns" { PulseOut~reg0 PulseOut } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.49 % ) " "Info: Total cell delay = 2.322 ns ( 41.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.275 ns ( 58.51 % ) " "Info: Total interconnect delay = 3.275 ns ( 58.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.597 ns" { PulseOut~reg0 PulseOut } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.597 ns" { PulseOut~reg0 {} PulseOut {} } { 0.000ns 3.275ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk PulseOut~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} PulseOut~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.597 ns" { PulseOut~reg0 PulseOut } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.597 ns" { PulseOut~reg0 {} PulseOut {} } { 0.000ns 3.275ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PulseOut~reg0 mode\[1\] clk -1.361 ns register " "Info: th for register \"PulseOut~reg0\" (data pin = \"mode\[1\]\", clock pin = \"clk\") is -1.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns PulseOut~reg0 2 REG LC_X12_Y9_N4 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y9_N4; Fanout = 5; REG Node = 'PulseOut~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk PulseOut~reg0 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk PulseOut~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} PulseOut~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.401 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[1\] 1 PIN PIN_F4 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_F4; Fanout = 6; PIN Node = 'mode\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.086 ns) + CELL(1.183 ns) 5.401 ns PulseOut~reg0 2 REG LC_X12_Y9_N4 5 " "Info: 2: + IC(3.086 ns) + CELL(1.183 ns) = 5.401 ns; Loc. = LC_X12_Y9_N4; Fanout = 5; REG Node = 'PulseOut~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.269 ns" { mode[1] PulseOut~reg0 } "NODE_NAME" } } { "xuat_xung.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/xuat_xung/xuat_xung.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 42.86 % ) " "Info: Total cell delay = 2.315 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.086 ns ( 57.14 % ) " "Info: Total interconnect delay = 3.086 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { mode[1] PulseOut~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.401 ns" { mode[1] {} mode[1]~combout {} PulseOut~reg0 {} } { 0.000ns 0.000ns 3.086ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk PulseOut~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} PulseOut~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { mode[1] PulseOut~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.401 ns" { mode[1] {} mode[1]~combout {} PulseOut~reg0 {} } { 0.000ns 0.000ns 3.086ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 10:19:38 2023 " "Info: Processing ended: Thu Dec 21 10:19:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
