{
  "module_name": "imx-ipu-v3.h",
  "hash_id": "44b78dcb77c34094102be6ab3a0847ea5d57d7388568e9c0cf9073cb30930160",
  "original_prompt": "Ingested from linux-6.6.14/include/video/imx-ipu-v3.h",
  "human_readable_source": " \n\n#ifndef __DRM_IPU_H__\n#define __DRM_IPU_H__\n\n#include <linux/types.h>\n#include <linux/videodev2.h>\n#include <linux/bitmap.h>\n#include <linux/fb.h>\n#include <linux/of.h>\n#include <drm/drm_color_mgmt.h>\n#include <media/v4l2-mediabus.h>\n#include <video/videomode.h>\n\nstruct ipu_soc;\n\nenum ipuv3_type {\n\tIPUV3EX,\n\tIPUV3M,\n\tIPUV3H,\n};\n\n#define IPU_PIX_FMT_GBR24\tv4l2_fourcc('G', 'B', 'R', '3')\n\n \nstruct ipu_di_signal_cfg {\n\tunsigned data_pol:1;\t \n\tunsigned clk_pol:1;\t \n\tunsigned enable_pol:1;\n\n\tstruct videomode mode;\n\n\tu32 bus_format;\n\tu32 v_to_h_sync;\n\n#define IPU_DI_CLKMODE_SYNC\t(1 << 0)\n#define IPU_DI_CLKMODE_EXT\t(1 << 1)\n\tunsigned long clkflags;\n\n\tu8 hsync_pin;\n\tu8 vsync_pin;\n};\n\n \nenum ipu_csi_dest {\n\tIPU_CSI_DEST_IDMAC,  \n\tIPU_CSI_DEST_IC,\t \n\tIPU_CSI_DEST_VDIC,   \n};\n\n \n#define IPU_ROT_BIT_VFLIP (1 << 0)\n#define IPU_ROT_BIT_HFLIP (1 << 1)\n#define IPU_ROT_BIT_90    (1 << 2)\n\nenum ipu_rotate_mode {\n\tIPU_ROTATE_NONE = 0,\n\tIPU_ROTATE_VERT_FLIP = IPU_ROT_BIT_VFLIP,\n\tIPU_ROTATE_HORIZ_FLIP = IPU_ROT_BIT_HFLIP,\n\tIPU_ROTATE_180 = (IPU_ROT_BIT_VFLIP | IPU_ROT_BIT_HFLIP),\n\tIPU_ROTATE_90_RIGHT = IPU_ROT_BIT_90,\n\tIPU_ROTATE_90_RIGHT_VFLIP = (IPU_ROT_BIT_90 | IPU_ROT_BIT_VFLIP),\n\tIPU_ROTATE_90_RIGHT_HFLIP = (IPU_ROT_BIT_90 | IPU_ROT_BIT_HFLIP),\n\tIPU_ROTATE_90_LEFT = (IPU_ROT_BIT_90 |\n\t\t\t      IPU_ROT_BIT_VFLIP | IPU_ROT_BIT_HFLIP),\n};\n\n \n#define ipu_rot_mode_is_irt(m) (((m) & IPU_ROT_BIT_90) != 0)\n\nenum ipu_color_space {\n\tIPUV3_COLORSPACE_RGB,\n\tIPUV3_COLORSPACE_YUV,\n\tIPUV3_COLORSPACE_UNKNOWN,\n};\n\n \nenum ipu_motion_sel {\n\tMOTION_NONE = 0,\n\tLOW_MOTION,\n\tMED_MOTION,\n\tHIGH_MOTION,\n};\n\nstruct ipuv3_channel;\n\nenum ipu_channel_irq {\n\tIPU_IRQ_EOF = 0,\n\tIPU_IRQ_NFACK = 64,\n\tIPU_IRQ_NFB4EOF = 128,\n\tIPU_IRQ_EOS = 192,\n};\n\n \n#define IPUV3_CHANNEL_CSI0\t\t\t 0\n#define IPUV3_CHANNEL_CSI1\t\t\t 1\n#define IPUV3_CHANNEL_CSI2\t\t\t 2\n#define IPUV3_CHANNEL_CSI3\t\t\t 3\n#define IPUV3_CHANNEL_VDI_MEM_IC_VF\t\t 5\n \n#define IPUV3_CHANNEL_CSI_DIRECT\t\t 6\n#define IPUV3_CHANNEL_CSI_VDI_PREV\t\t 7\n#define IPUV3_CHANNEL_MEM_VDI_PREV\t\t 8\n#define IPUV3_CHANNEL_MEM_VDI_CUR\t\t 9\n#define IPUV3_CHANNEL_MEM_VDI_NEXT\t\t10\n#define IPUV3_CHANNEL_MEM_IC_PP\t\t\t11\n#define IPUV3_CHANNEL_MEM_IC_PRP_VF\t\t12\n#define IPUV3_CHANNEL_VDI_MEM_RECENT\t\t13\n#define IPUV3_CHANNEL_G_MEM_IC_PRP_VF\t\t14\n#define IPUV3_CHANNEL_G_MEM_IC_PP\t\t15\n#define IPUV3_CHANNEL_G_MEM_IC_PRP_VF_ALPHA\t17\n#define IPUV3_CHANNEL_G_MEM_IC_PP_ALPHA\t\t18\n#define IPUV3_CHANNEL_MEM_VDI_PLANE1_COMB_ALPHA\t19\n#define IPUV3_CHANNEL_IC_PRP_ENC_MEM\t\t20\n#define IPUV3_CHANNEL_IC_PRP_VF_MEM\t\t21\n#define IPUV3_CHANNEL_IC_PP_MEM\t\t\t22\n#define IPUV3_CHANNEL_MEM_BG_SYNC\t\t23\n#define IPUV3_CHANNEL_MEM_BG_ASYNC\t\t24\n#define IPUV3_CHANNEL_MEM_VDI_PLANE1_COMB\t25\n#define IPUV3_CHANNEL_MEM_VDI_PLANE3_COMB\t26\n#define IPUV3_CHANNEL_MEM_FG_SYNC\t\t27\n#define IPUV3_CHANNEL_MEM_DC_SYNC\t\t28\n#define IPUV3_CHANNEL_MEM_FG_ASYNC\t\t29\n#define IPUV3_CHANNEL_MEM_FG_SYNC_ALPHA\t\t31\n#define IPUV3_CHANNEL_MEM_FG_ASYNC_ALPHA\t33\n#define IPUV3_CHANNEL_DC_MEM_READ\t\t40\n#define IPUV3_CHANNEL_MEM_DC_ASYNC\t\t41\n#define IPUV3_CHANNEL_MEM_DC_COMMAND\t\t42\n#define IPUV3_CHANNEL_MEM_DC_COMMAND2\t\t43\n#define IPUV3_CHANNEL_MEM_DC_OUTPUT_MASK\t44\n#define IPUV3_CHANNEL_MEM_ROT_ENC\t\t45\n#define IPUV3_CHANNEL_MEM_ROT_VF\t\t46\n#define IPUV3_CHANNEL_MEM_ROT_PP\t\t47\n#define IPUV3_CHANNEL_ROT_ENC_MEM\t\t48\n#define IPUV3_CHANNEL_ROT_VF_MEM\t\t49\n#define IPUV3_CHANNEL_ROT_PP_MEM\t\t50\n#define IPUV3_CHANNEL_MEM_BG_SYNC_ALPHA\t\t51\n#define IPUV3_CHANNEL_MEM_BG_ASYNC_ALPHA\t52\n#define IPUV3_NUM_CHANNELS\t\t\t64\n\nstatic inline int ipu_channel_alpha_channel(int ch_num)\n{\n\tswitch (ch_num) {\n\tcase IPUV3_CHANNEL_G_MEM_IC_PRP_VF:\n\t\treturn IPUV3_CHANNEL_G_MEM_IC_PRP_VF_ALPHA;\n\tcase IPUV3_CHANNEL_G_MEM_IC_PP:\n\t\treturn IPUV3_CHANNEL_G_MEM_IC_PP_ALPHA;\n\tcase IPUV3_CHANNEL_MEM_FG_SYNC:\n\t\treturn IPUV3_CHANNEL_MEM_FG_SYNC_ALPHA;\n\tcase IPUV3_CHANNEL_MEM_FG_ASYNC:\n\t\treturn IPUV3_CHANNEL_MEM_FG_ASYNC_ALPHA;\n\tcase IPUV3_CHANNEL_MEM_BG_SYNC:\n\t\treturn IPUV3_CHANNEL_MEM_BG_SYNC_ALPHA;\n\tcase IPUV3_CHANNEL_MEM_BG_ASYNC:\n\t\treturn IPUV3_CHANNEL_MEM_BG_ASYNC_ALPHA;\n\tcase IPUV3_CHANNEL_MEM_VDI_PLANE1_COMB:\n\t\treturn IPUV3_CHANNEL_MEM_VDI_PLANE1_COMB_ALPHA;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nint ipu_map_irq(struct ipu_soc *ipu, int irq);\nint ipu_idmac_channel_irq(struct ipu_soc *ipu, struct ipuv3_channel *channel,\n\t\tenum ipu_channel_irq irq);\n\n#define IPU_IRQ_DP_SF_START\t\t(448 + 2)\n#define IPU_IRQ_DP_SF_END\t\t(448 + 3)\n#define IPU_IRQ_BG_SF_END\t\tIPU_IRQ_DP_SF_END,\n#define IPU_IRQ_DC_FC_0\t\t\t(448 + 8)\n#define IPU_IRQ_DC_FC_1\t\t\t(448 + 9)\n#define IPU_IRQ_DC_FC_2\t\t\t(448 + 10)\n#define IPU_IRQ_DC_FC_3\t\t\t(448 + 11)\n#define IPU_IRQ_DC_FC_4\t\t\t(448 + 12)\n#define IPU_IRQ_DC_FC_6\t\t\t(448 + 13)\n#define IPU_IRQ_VSYNC_PRE_0\t\t(448 + 14)\n#define IPU_IRQ_VSYNC_PRE_1\t\t(448 + 15)\n\n \nint ipu_get_num(struct ipu_soc *ipu);\nvoid ipu_set_csi_src_mux(struct ipu_soc *ipu, int csi_id, bool mipi_csi2);\nvoid ipu_set_ic_src_mux(struct ipu_soc *ipu, int csi_id, bool vdi);\nvoid ipu_dump(struct ipu_soc *ipu);\n\n \nstruct ipuv3_channel *ipu_idmac_get(struct ipu_soc *ipu, unsigned channel);\nvoid ipu_idmac_put(struct ipuv3_channel *);\n\nint ipu_idmac_enable_channel(struct ipuv3_channel *channel);\nint ipu_idmac_disable_channel(struct ipuv3_channel *channel);\nvoid ipu_idmac_enable_watermark(struct ipuv3_channel *channel, bool enable);\nint ipu_idmac_lock_enable(struct ipuv3_channel *channel, int num_bursts);\nint ipu_idmac_wait_busy(struct ipuv3_channel *channel, int ms);\n\nvoid ipu_idmac_set_double_buffer(struct ipuv3_channel *channel,\n\t\tbool doublebuffer);\nint ipu_idmac_get_current_buffer(struct ipuv3_channel *channel);\nbool ipu_idmac_buffer_is_ready(struct ipuv3_channel *channel, u32 buf_num);\nvoid ipu_idmac_select_buffer(struct ipuv3_channel *channel, u32 buf_num);\nvoid ipu_idmac_clear_buffer(struct ipuv3_channel *channel, u32 buf_num);\nint ipu_fsu_link(struct ipu_soc *ipu, int src_ch, int sink_ch);\nint ipu_fsu_unlink(struct ipu_soc *ipu, int src_ch, int sink_ch);\nint ipu_idmac_link(struct ipuv3_channel *src, struct ipuv3_channel *sink);\nint ipu_idmac_unlink(struct ipuv3_channel *src, struct ipuv3_channel *sink);\n\n \nstruct ipu_rgb {\n\tstruct fb_bitfield      red;\n\tstruct fb_bitfield      green;\n\tstruct fb_bitfield      blue;\n\tstruct fb_bitfield      transp;\n\tint                     bits_per_pixel;\n};\n\nstruct ipu_image {\n\tstruct v4l2_pix_format pix;\n\tstruct v4l2_rect rect;\n\tdma_addr_t phys0;\n\tdma_addr_t phys1;\n\t \n\tu32 u_offset;\n\tu32 v_offset;\n};\n\nvoid ipu_cpmem_zero(struct ipuv3_channel *ch);\nvoid ipu_cpmem_set_resolution(struct ipuv3_channel *ch, int xres, int yres);\nvoid ipu_cpmem_skip_odd_chroma_rows(struct ipuv3_channel *ch);\nvoid ipu_cpmem_set_stride(struct ipuv3_channel *ch, int stride);\nvoid ipu_cpmem_set_high_priority(struct ipuv3_channel *ch);\nvoid ipu_cpmem_set_buffer(struct ipuv3_channel *ch, int bufnum, dma_addr_t buf);\nvoid ipu_cpmem_set_uv_offset(struct ipuv3_channel *ch, u32 u_off, u32 v_off);\nvoid ipu_cpmem_interlaced_scan(struct ipuv3_channel *ch, int stride,\n\t\t\t       u32 pixelformat);\nvoid ipu_cpmem_set_axi_id(struct ipuv3_channel *ch, u32 id);\nint ipu_cpmem_get_burstsize(struct ipuv3_channel *ch);\nvoid ipu_cpmem_set_burstsize(struct ipuv3_channel *ch, int burstsize);\nvoid ipu_cpmem_set_block_mode(struct ipuv3_channel *ch);\nvoid ipu_cpmem_set_rotation(struct ipuv3_channel *ch,\n\t\t\t    enum ipu_rotate_mode rot);\nint ipu_cpmem_set_format_rgb(struct ipuv3_channel *ch,\n\t\t\t     const struct ipu_rgb *rgb);\nint ipu_cpmem_set_format_passthrough(struct ipuv3_channel *ch, int width);\nvoid ipu_cpmem_set_yuv_interleaved(struct ipuv3_channel *ch, u32 pixel_format);\nvoid ipu_cpmem_set_yuv_planar_full(struct ipuv3_channel *ch,\n\t\t\t\t   unsigned int uv_stride,\n\t\t\t\t   unsigned int u_offset,\n\t\t\t\t   unsigned int v_offset);\nint ipu_cpmem_set_fmt(struct ipuv3_channel *ch, u32 drm_fourcc);\nint ipu_cpmem_set_image(struct ipuv3_channel *ch, struct ipu_image *image);\nvoid ipu_cpmem_dump(struct ipuv3_channel *ch);\n\n \nstruct ipu_dc;\nstruct ipu_di;\nstruct ipu_dc *ipu_dc_get(struct ipu_soc *ipu, int channel);\nvoid ipu_dc_put(struct ipu_dc *dc);\nint ipu_dc_init_sync(struct ipu_dc *dc, struct ipu_di *di, bool interlaced,\n\t\tu32 pixel_fmt, u32 width);\nvoid ipu_dc_enable(struct ipu_soc *ipu);\nvoid ipu_dc_enable_channel(struct ipu_dc *dc);\nvoid ipu_dc_disable_channel(struct ipu_dc *dc);\nvoid ipu_dc_disable(struct ipu_soc *ipu);\n\n \nstruct ipu_di *ipu_di_get(struct ipu_soc *ipu, int disp);\nvoid ipu_di_put(struct ipu_di *);\nint ipu_di_disable(struct ipu_di *);\nint ipu_di_enable(struct ipu_di *);\nint ipu_di_get_num(struct ipu_di *);\nint ipu_di_adjust_videomode(struct ipu_di *di, struct videomode *mode);\nint ipu_di_init_sync_panel(struct ipu_di *, struct ipu_di_signal_cfg *sig);\n\n \nstruct dmfc_channel;\nint ipu_dmfc_enable_channel(struct dmfc_channel *dmfc);\nvoid ipu_dmfc_disable_channel(struct dmfc_channel *dmfc);\nvoid ipu_dmfc_config_wait4eot(struct dmfc_channel *dmfc, int width);\nstruct dmfc_channel *ipu_dmfc_get(struct ipu_soc *ipu, int ipuv3_channel);\nvoid ipu_dmfc_put(struct dmfc_channel *dmfc);\n\n \n#define IPU_DP_FLOW_SYNC_BG\t0\n#define IPU_DP_FLOW_SYNC_FG\t1\n#define IPU_DP_FLOW_ASYNC0_BG\t2\n#define IPU_DP_FLOW_ASYNC0_FG\t3\n#define IPU_DP_FLOW_ASYNC1_BG\t4\n#define IPU_DP_FLOW_ASYNC1_FG\t5\n\nstruct ipu_dp *ipu_dp_get(struct ipu_soc *ipu, unsigned int flow);\nvoid ipu_dp_put(struct ipu_dp *);\nint ipu_dp_enable(struct ipu_soc *ipu);\nint ipu_dp_enable_channel(struct ipu_dp *dp);\nvoid ipu_dp_disable_channel(struct ipu_dp *dp, bool sync);\nvoid ipu_dp_disable(struct ipu_soc *ipu);\nint ipu_dp_setup_channel(struct ipu_dp *dp,\n\t\tenum drm_color_encoding ycbcr_enc, enum drm_color_range range,\n\t\tenum ipu_color_space in, enum ipu_color_space out);\nint ipu_dp_set_window_pos(struct ipu_dp *, u16 x_pos, u16 y_pos);\nint ipu_dp_set_global_alpha(struct ipu_dp *dp, bool enable, u8 alpha,\n\t\tbool bg_chan);\n\n \nint ipu_prg_max_active_channels(void);\nbool ipu_prg_present(struct ipu_soc *ipu);\nbool ipu_prg_format_supported(struct ipu_soc *ipu, uint32_t format,\n\t\t\t      uint64_t modifier);\nint ipu_prg_enable(struct ipu_soc *ipu);\nvoid ipu_prg_disable(struct ipu_soc *ipu);\nvoid ipu_prg_channel_disable(struct ipuv3_channel *ipu_chan);\nint ipu_prg_channel_configure(struct ipuv3_channel *ipu_chan,\n\t\t\t      unsigned int axi_id,  unsigned int width,\n\t\t\t      unsigned int height, unsigned int stride,\n\t\t\t      u32 format, uint64_t modifier, unsigned long *eba);\nbool ipu_prg_channel_configure_pending(struct ipuv3_channel *ipu_chan);\n\n \nstruct ipu_csi;\nint ipu_csi_init_interface(struct ipu_csi *csi,\n\t\t\t   const struct v4l2_mbus_config *mbus_cfg,\n\t\t\t   const struct v4l2_mbus_framefmt *infmt,\n\t\t\t   const struct v4l2_mbus_framefmt *outfmt);\nbool ipu_csi_is_interlaced(struct ipu_csi *csi);\nvoid ipu_csi_get_window(struct ipu_csi *csi, struct v4l2_rect *w);\nvoid ipu_csi_set_window(struct ipu_csi *csi, struct v4l2_rect *w);\nvoid ipu_csi_set_downsize(struct ipu_csi *csi, bool horiz, bool vert);\nvoid ipu_csi_set_test_generator(struct ipu_csi *csi, bool active,\n\t\t\t\tu32 r_value, u32 g_value, u32 b_value,\n\t\t\t\tu32 pix_clk);\nint ipu_csi_set_mipi_datatype(struct ipu_csi *csi, u32 vc,\n\t\t\t      struct v4l2_mbus_framefmt *mbus_fmt);\nint ipu_csi_set_skip_smfc(struct ipu_csi *csi, u32 skip,\n\t\t\t  u32 max_ratio, u32 id);\nint ipu_csi_set_dest(struct ipu_csi *csi, enum ipu_csi_dest csi_dest);\nint ipu_csi_enable(struct ipu_csi *csi);\nint ipu_csi_disable(struct ipu_csi *csi);\nstruct ipu_csi *ipu_csi_get(struct ipu_soc *ipu, int id);\nvoid ipu_csi_put(struct ipu_csi *csi);\nvoid ipu_csi_dump(struct ipu_csi *csi);\n\n \nenum ipu_ic_task {\n\tIC_TASK_ENCODER,\n\tIC_TASK_VIEWFINDER,\n\tIC_TASK_POST_PROCESSOR,\n\tIC_NUM_TASKS,\n};\n\n \nstruct ipu_ic_colorspace {\n\tenum v4l2_ycbcr_encoding enc;\n\tenum v4l2_quantization quant;\n\tenum ipu_color_space cs;\n};\n\nstatic inline void\nipu_ic_fill_colorspace(struct ipu_ic_colorspace *ic_cs,\n\t\t       enum v4l2_ycbcr_encoding enc,\n\t\t       enum v4l2_quantization quant,\n\t\t       enum ipu_color_space cs)\n{\n\tic_cs->enc = enc;\n\tic_cs->quant = quant;\n\tic_cs->cs = cs;\n}\n\nstruct ipu_ic_csc_params {\n\ts16 coeff[3][3];\t \n\ts16 offset[3];\t\t \n\tu8 scale:2;\t\t \n\tbool sat:1;\t\t \n};\n\nstruct ipu_ic_csc {\n\tstruct ipu_ic_colorspace in_cs;\n\tstruct ipu_ic_colorspace out_cs;\n\tstruct ipu_ic_csc_params params;\n};\n\nstruct ipu_ic;\n\nint __ipu_ic_calc_csc(struct ipu_ic_csc *csc);\nint ipu_ic_calc_csc(struct ipu_ic_csc *csc,\n\t\t    enum v4l2_ycbcr_encoding in_enc,\n\t\t    enum v4l2_quantization in_quant,\n\t\t    enum ipu_color_space in_cs,\n\t\t    enum v4l2_ycbcr_encoding out_enc,\n\t\t    enum v4l2_quantization out_quant,\n\t\t    enum ipu_color_space out_cs);\nint ipu_ic_task_init(struct ipu_ic *ic,\n\t\t     const struct ipu_ic_csc *csc,\n\t\t     int in_width, int in_height,\n\t\t     int out_width, int out_height);\nint ipu_ic_task_init_rsc(struct ipu_ic *ic,\n\t\t\t const struct ipu_ic_csc *csc,\n\t\t\t int in_width, int in_height,\n\t\t\t int out_width, int out_height,\n\t\t\t u32 rsc);\nint ipu_ic_task_graphics_init(struct ipu_ic *ic,\n\t\t\t      const struct ipu_ic_colorspace *g_in_cs,\n\t\t\t      bool galpha_en, u32 galpha,\n\t\t\t      bool colorkey_en, u32 colorkey);\nvoid ipu_ic_task_enable(struct ipu_ic *ic);\nvoid ipu_ic_task_disable(struct ipu_ic *ic);\nint ipu_ic_task_idma_init(struct ipu_ic *ic, struct ipuv3_channel *channel,\n\t\t\t  u32 width, u32 height, int burst_size,\n\t\t\t  enum ipu_rotate_mode rot);\nint ipu_ic_enable(struct ipu_ic *ic);\nint ipu_ic_disable(struct ipu_ic *ic);\nstruct ipu_ic *ipu_ic_get(struct ipu_soc *ipu, enum ipu_ic_task task);\nvoid ipu_ic_put(struct ipu_ic *ic);\nvoid ipu_ic_dump(struct ipu_ic *ic);\n\n \nstruct ipu_vdi;\nvoid ipu_vdi_set_field_order(struct ipu_vdi *vdi, v4l2_std_id std, u32 field);\nvoid ipu_vdi_set_motion(struct ipu_vdi *vdi, enum ipu_motion_sel motion_sel);\nvoid ipu_vdi_setup(struct ipu_vdi *vdi, u32 code, int xres, int yres);\nvoid ipu_vdi_unsetup(struct ipu_vdi *vdi);\nint ipu_vdi_enable(struct ipu_vdi *vdi);\nint ipu_vdi_disable(struct ipu_vdi *vdi);\nstruct ipu_vdi *ipu_vdi_get(struct ipu_soc *ipu);\nvoid ipu_vdi_put(struct ipu_vdi *vdi);\n\n \nstruct ipu_smfc *ipu_smfc_get(struct ipu_soc *ipu, unsigned int chno);\nvoid ipu_smfc_put(struct ipu_smfc *smfc);\nint ipu_smfc_enable(struct ipu_smfc *smfc);\nint ipu_smfc_disable(struct ipu_smfc *smfc);\nint ipu_smfc_map_channel(struct ipu_smfc *smfc, int csi_id, int mipi_id);\nint ipu_smfc_set_burstsize(struct ipu_smfc *smfc, int burstsize);\nint ipu_smfc_set_watermark(struct ipu_smfc *smfc, u32 set_level, u32 clr_level);\n\nenum ipu_color_space ipu_drm_fourcc_to_colorspace(u32 drm_fourcc);\nenum ipu_color_space ipu_pixelformat_to_colorspace(u32 pixelformat);\nint ipu_degrees_to_rot_mode(enum ipu_rotate_mode *mode, int degrees,\n\t\t\t    bool hflip, bool vflip);\nint ipu_rot_mode_to_degrees(int *degrees, enum ipu_rotate_mode mode,\n\t\t\t    bool hflip, bool vflip);\n\nstruct ipu_client_platformdata {\n\tint csi;\n\tint di;\n\tint dc;\n\tint dp;\n\tint dma[2];\n\tstruct device_node *of_node;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}