module alutester (
    input clk,  // clock 
    input rst,  // reset
    input start,
    output error[3],
    output out[16],
  ) {
  .clk(clk), .rst(rst), .start(0)  {
    addtester addtester;
    booltester booltester;
    comparetester comparetester;
    factorialtester factorialtester;
    multtester multtester;
    shifttester shifttester;
    subtester subtester;
    
    //fsm to run the main tester?
  }
      
  always {
    //TODO: implement
	
  }
}
