Info: Starting: Create simulation model
Info: qsys-generate /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DE10_Standard_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding FPGA_Mem [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module FPGA_Mem
Progress: Adding Instruction_Mem [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module Instruction_Mem
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master
Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave FPGA_Mem.s1 because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: FPGA_Mem: Starting RTL generation for module 'soc_system_FPGA_Mem'
Info: FPGA_Mem:   Generation command is [exec /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/bin/perl -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/europa -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/perl_lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_FPGA_Mem --dir=/tmp/alt9742_8815712556376688126.dir/0001_FPGA_Mem_gen/ --quartus_dir=/afs/ece.cmu.edu/support/altera/release/16.1.2/quartus --verilog --config=/tmp/alt9742_8815712556376688126.dir/0001_FPGA_Mem_gen//soc_system_FPGA_Mem_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9742_8815712556376688126.dir/0001_FPGA_Mem_gen/  ]
Info: FPGA_Mem: Done RTL generation for module 'soc_system_FPGA_Mem'
Info: FPGA_Mem: "soc_system" instantiated altera_avalon_onchip_memory2 "FPGA_Mem"
Info: Instruction_Mem: Starting RTL generation for module 'soc_system_Instruction_Mem'
Info: Instruction_Mem:   Generation command is [exec /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/bin/perl -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/europa -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/perl_lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_Instruction_Mem --dir=/tmp/alt9742_8815712556376688126.dir/0002_Instruction_Mem_gen/ --quartus_dir=/afs/ece.cmu.edu/support/altera/release/16.1.2/quartus --verilog --config=/tmp/alt9742_8815712556376688126.dir/0002_Instruction_Mem_gen//soc_system_Instruction_Mem_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9742_8815712556376688126.dir/0002_Instruction_Mem_gen/  ]
Info: Instruction_Mem: Done RTL generation for module 'soc_system_Instruction_Mem'
Info: Instruction_Mem: "soc_system" instantiated altera_avalon_onchip_memory2 "Instruction_Mem"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/bin/perl -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/europa -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/perl_lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9742_8815712556376688126.dir/0003_led_pio_gen/ --quartus_dir=/afs/ece.cmu.edu/support/altera/release/16.1.2/quartus --verilog --config=/tmp/alt9742_8815712556376688126.dir/0003_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9742_8815712556376688126.dir/0003_led_pio_gen/  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: FPGA_Mem_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "FPGA_Mem_s1_translator"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_slave_translator.sv
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_address_alignment.sv
Info: FPGA_Mem_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "FPGA_Mem_s1_agent"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_slave_agent.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: FPGA_Mem_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "FPGA_Mem_s1_agent_rsp_fifo"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: FPGA_Mem_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "FPGA_Mem_s1_burst_adapter"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_burst_adapter.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_burst_adapter_new.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_incr_burst_converter.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_wrap_burst_converter.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_default_burst_converter.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_arbitrator.sv
Info: FPGA_Mem_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "FPGA_Mem_s1_rsp_width_adapter"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/verbosity_pkg.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_avalon_clock_source.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/submodules/altera_avalon_reset_source.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 35 modules, 158 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/soc_system.spd --output-directory=/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/soc_system.spd --output-directory=/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	27 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DE10_Standard_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding FPGA_Mem [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module FPGA_Mem
Progress: Adding Instruction_Mem [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module Instruction_Mem
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave FPGA_Mem.s1 because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: FPGA_Mem: Starting RTL generation for module 'soc_system_FPGA_Mem'
Info: FPGA_Mem:   Generation command is [exec /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/bin/perl -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/europa -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/perl_lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_FPGA_Mem --dir=/tmp/alt9742_8815712556376688126.dir/0030_FPGA_Mem_gen/ --quartus_dir=/afs/ece.cmu.edu/support/altera/release/16.1.2/quartus --verilog --config=/tmp/alt9742_8815712556376688126.dir/0030_FPGA_Mem_gen//soc_system_FPGA_Mem_component_configuration.pl  --do_build_sim=0  ]
Info: FPGA_Mem: Done RTL generation for module 'soc_system_FPGA_Mem'
Info: FPGA_Mem: "soc_system" instantiated altera_avalon_onchip_memory2 "FPGA_Mem"
Info: Instruction_Mem: Starting RTL generation for module 'soc_system_Instruction_Mem'
Info: Instruction_Mem:   Generation command is [exec /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/bin/perl -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/europa -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/perl_lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_Instruction_Mem --dir=/tmp/alt9742_8815712556376688126.dir/0031_Instruction_Mem_gen/ --quartus_dir=/afs/ece.cmu.edu/support/altera/release/16.1.2/quartus --verilog --config=/tmp/alt9742_8815712556376688126.dir/0031_Instruction_Mem_gen//soc_system_Instruction_Mem_component_configuration.pl  --do_build_sim=0  ]
Info: Instruction_Mem: Done RTL generation for module 'soc_system_Instruction_Mem'
Info: Instruction_Mem: "soc_system" instantiated altera_avalon_onchip_memory2 "Instruction_Mem"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/bin/perl -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/europa -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/perl_lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9742_8815712556376688126.dir/0032_led_pio_gen/ --quartus_dir=/afs/ece.cmu.edu/support/altera/release/16.1.2/quartus --verilog --config=/tmp/alt9742_8815712556376688126.dir/0032_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: FPGA_Mem_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "FPGA_Mem_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: FPGA_Mem_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "FPGA_Mem_s1_agent"
Info: FPGA_Mem_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "FPGA_Mem_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: FPGA_Mem_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "FPGA_Mem_s1_burst_adapter"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: FPGA_Mem_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "FPGA_Mem_s1_rsp_width_adapter"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 35 modules, 95 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
