{
  "Top": "my_ip_hls",
  "RtlTop": "my_ip_hls",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "6",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "my_ip_hls",
    "Version": "1.1",
    "DisplayName": "My_ip_hls",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/rules_in.cpp",
      "..\/ps2ip_fifo.cpp",
      "..\/my_ip_hls.cpp",
      "..\/ip2ps_fifo.cpp",
      "..\/counters_out.cpp",
      "..\/core.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/core.vhd",
      "impl\/vhdl\/counters_out.vhd",
      "impl\/vhdl\/fifo_w1_d64_A.vhd",
      "impl\/vhdl\/fifo_w4_d64_A.vhd",
      "impl\/vhdl\/fifo_w32_d1_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d64_A.vhd",
      "impl\/vhdl\/ip2ps_fifo.vhd",
      "impl\/vhdl\/my_ip_hls_entry3.vhd",
      "impl\/vhdl\/my_ip_hls_entry83.vhd",
      "impl\/vhdl\/my_ip_hls_psAxiLite_s_axi.vhd",
      "impl\/vhdl\/ps2ip_fifo.vhd",
      "impl\/vhdl\/rules_in.vhd",
      "impl\/vhdl\/start_for_ip2ps_fdEe.vhd",
      "impl\/vhdl\/start_for_my_ip_hbkb.vhd",
      "impl\/vhdl\/start_for_rules_icud.vhd",
      "impl\/vhdl\/my_ip_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/core.v",
      "impl\/verilog\/counters_out.v",
      "impl\/verilog\/fifo_w1_d64_A.v",
      "impl\/verilog\/fifo_w4_d64_A.v",
      "impl\/verilog\/fifo_w32_d1_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d64_A.v",
      "impl\/verilog\/ip2ps_fifo.v",
      "impl\/verilog\/my_ip_hls_entry3.v",
      "impl\/verilog\/my_ip_hls_entry83.v",
      "impl\/verilog\/my_ip_hls_psAxiLite_s_axi.v",
      "impl\/verilog\/ps2ip_fifo.v",
      "impl\/verilog\/rules_in.v",
      "impl\/verilog\/start_for_ip2ps_fdEe.v",
      "impl\/verilog\/start_for_my_ip_hbkb.v",
      "impl\/verilog\/start_for_rules_icud.v",
      "impl\/verilog\/my_ip_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/my_ip_hls_v1_1\/data\/my_ip_hls.mdd",
      "impl\/misc\/drivers\/my_ip_hls_v1_1\/data\/my_ip_hls.tcl",
      "impl\/misc\/drivers\/my_ip_hls_v1_1\/src\/Makefile",
      "impl\/misc\/drivers\/my_ip_hls_v1_1\/src\/xmy_ip_hls.c",
      "impl\/misc\/drivers\/my_ip_hls_v1_1\/src\/xmy_ip_hls.h",
      "impl\/misc\/drivers\/my_ip_hls_v1_1\/src\/xmy_ip_hls_hw.h",
      "impl\/misc\/drivers\/my_ip_hls_v1_1\/src\/xmy_ip_hls_linux.c",
      "impl\/misc\/drivers\/my_ip_hls_v1_1\/src\/xmy_ip_hls_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_psAxiLite slaveIn masterOut",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "masterOut": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "masterOut",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TSTRB": "4"
      }
    },
    "s_axi_psAxiLite": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_psAxiLite",
      "param_prefix": "C_S_AXI_PSAXILITE",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x10",
          "name": "rule0_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rule0_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rule0_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rule0_V"
            }]
        },
        {
          "offset": "0x18",
          "name": "rule1_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rule1_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rule1_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rule1_V"
            }]
        },
        {
          "offset": "0x20",
          "name": "rule2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rule2_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rule2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rule2_V"
            }]
        },
        {
          "offset": "0x28",
          "name": "rule0cnt_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of rule0cnt_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rule0cnt_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rule0cnt_V"
            }]
        },
        {
          "offset": "0x2c",
          "name": "rule0cnt_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of rule0cnt_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "rule0cnt_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal rule0cnt_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "rule1cnt_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of rule1cnt_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rule1cnt_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rule1cnt_V"
            }]
        },
        {
          "offset": "0x34",
          "name": "rule1cnt_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of rule1cnt_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "rule1cnt_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal rule1cnt_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "rule2cnt_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of rule2cnt_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rule2cnt_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rule2cnt_V"
            }]
        },
        {
          "offset": "0x3c",
          "name": "rule2cnt_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of rule2cnt_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "rule2cnt_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal rule2cnt_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "slaveIn": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "slaveIn",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_psAxiLite_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_psAxiLite_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_psAxiLite_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_psAxiLite_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_psAxiLite_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_psAxiLite_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_psAxiLite_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_psAxiLite_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_psAxiLite_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_psAxiLite_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_psAxiLite_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_psAxiLite_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_psAxiLite_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_psAxiLite_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_psAxiLite_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_psAxiLite_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_psAxiLite_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "slaveIn_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "slaveIn_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "slaveIn_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "slaveIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "slaveIn_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "masterOut_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "masterOut_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "masterOut_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "masterOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "masterOut_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "rule0_V": {
      "interfaceRef": "s_axi_psAxiLite",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "psAxiLite"
    },
    "rule1_V": {
      "interfaceRef": "s_axi_psAxiLite",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "psAxiLite"
    },
    "rule2_V": {
      "interfaceRef": "s_axi_psAxiLite",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "psAxiLite"
    },
    "rule0cnt_V": {
      "interfaceRef": "s_axi_psAxiLite",
      "dir": "out",
      "offset": "40",
      "statusOffset": "44",
      "handshakeRef": "ap_vld",
      "Object": "psAxiLite",
      "firstOutLatency": "0"
    },
    "rule1cnt_V": {
      "interfaceRef": "s_axi_psAxiLite",
      "dir": "out",
      "offset": "48",
      "statusOffset": "52",
      "handshakeRef": "ap_vld",
      "Object": "psAxiLite",
      "firstOutLatency": "0"
    },
    "rule2cnt_V": {
      "interfaceRef": "s_axi_psAxiLite",
      "dir": "out",
      "offset": "56",
      "statusOffset": "60",
      "handshakeRef": "ap_vld",
      "Object": "psAxiLite",
      "firstOutLatency": "0"
    },
    "slaveIn_V_data_V": {
      "interfaceRef": "slaveIn",
      "dir": "in"
    },
    "slaveIn_V_strb_V": {
      "interfaceRef": "slaveIn",
      "dir": "in"
    },
    "slaveIn_V_last_V": {
      "interfaceRef": "slaveIn",
      "dir": "in"
    },
    "masterOut_V_data_V": {
      "interfaceRef": "masterOut",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "masterOut_V_strb_V": {
      "interfaceRef": "masterOut",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "masterOut_V_last_V": {
      "interfaceRef": "masterOut",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "my_ip_hls",
      "Instances": [
        {
          "ModuleName": "core",
          "InstanceName": "core_U0"
        },
        {
          "ModuleName": "ps2ip_fifo",
          "InstanceName": "ps2ip_fifo_U0"
        },
        {
          "ModuleName": "ip2ps_fifo",
          "InstanceName": "ip2ps_fifo_U0"
        },
        {
          "ModuleName": "my_ip_hls_entry3",
          "InstanceName": "my_ip_hls_entry3_U0"
        },
        {
          "ModuleName": "my_ip_hls_entry83",
          "InstanceName": "my_ip_hls_entry83_U0"
        },
        {
          "ModuleName": "counters_out",
          "InstanceName": "counters_out_U0"
        },
        {
          "ModuleName": "rules_in",
          "InstanceName": "rules_in_U0"
        }
      ]
    },
    "Metrics": {
      "my_ip_hls_entry3": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.40"
        },
        "Area": {
          "FF": "3",
          "LUT": "53",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "my_ip_hls_entry83": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.80"
        },
        "Area": {
          "FF": "3",
          "LUT": "80",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "rules_in": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.40"
        },
        "Area": {
          "FF": "98",
          "LUT": "71",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ps2ip_fifo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.40"
        },
        "Area": {
          "FF": "42",
          "LUT": "92",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "core": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.70"
        },
        "Area": {
          "FF": "334",
          "LUT": "370",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ip2ps_fifo": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.40"
        },
        "Area": {
          "FF": "131",
          "LUT": "259",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "counters_out": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.00"
        },
        "Area": {
          "FF": "98",
          "LUT": "44",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "my_ip_hls": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.80"
        },
        "Area": {
          "BRAM_18K": "4",
          "FF": "1177",
          "LUT": "2359",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-05-29 09:55:54 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
