

================================================================
== Vitis HLS Report for 'l_bias_scale_j_proc47'
================================================================
* Date:           Sat Sep 16 07:04:54 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  0.266 us|  0.266 us|   80|   80|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_l_bias_scale_j_proc47_Pipeline_l_bias_scale_j_fu_1652  |l_bias_scale_j_proc47_Pipeline_l_bias_scale_j  |       76|       76|  0.253 us|  0.253 us|   76|   76|       no|
        +-----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      242|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        4|    48|     6608|     4138|    -|
|Memory               |        0|     -|      256|      264|    -|
|Multiplexer          |        -|     -|        -|       76|    -|
|Register             |        -|     -|     4133|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    48|    10997|     4720|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |                          Instance                         |                     Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |grp_l_bias_scale_j_proc47_Pipeline_l_bias_scale_j_fu_1652  |l_bias_scale_j_proc47_Pipeline_l_bias_scale_j  |        4|  48|  6608|  4138|    0|
    +-----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |Total                                                      |                                               |        4|  48|  6608|  4138|    0|
    +-----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                     Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_ZL5buf26_0_U  |l_bias_scale_j_proc47_p_ZL5buf26_0_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf26_1_U  |l_bias_scale_j_proc47_p_ZL5buf26_1_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf26_2_U  |l_bias_scale_j_proc47_p_ZL5buf26_2_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf26_3_U  |l_bias_scale_j_proc47_p_ZL5buf26_3_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf26_4_U  |l_bias_scale_j_proc47_p_ZL5buf26_4_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf26_5_U  |l_bias_scale_j_proc47_p_ZL5buf26_5_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf26_6_U  |l_bias_scale_j_proc47_p_ZL5buf26_6_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf26_7_U  |l_bias_scale_j_proc47_p_ZL5buf26_7_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                |        0| 256| 264|    0|   512|  256|     8|        16384|
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add47_10_fu_2060_p2  |         +|   0|  0|  16|           9|           4|
    |add47_11_fu_2087_p2  |         +|   0|  0|  16|           9|           4|
    |add47_12_fu_2114_p2  |         +|   0|  0|  16|           9|           4|
    |add47_13_fu_2141_p2  |         +|   0|  0|  16|           9|           4|
    |add47_14_fu_2168_p2  |         +|   0|  0|  16|           9|           4|
    |add47_15_fu_2195_p2  |         +|   0|  0|  16|           9|           4|
    |add47_1_fu_1817_p2   |         +|   0|  0|  16|           9|           1|
    |add47_2_fu_1844_p2   |         +|   0|  0|  16|           9|           2|
    |add47_3_fu_1871_p2   |         +|   0|  0|  16|           9|           2|
    |add47_4_fu_1898_p2   |         +|   0|  0|  16|           9|           3|
    |add47_5_fu_1925_p2   |         +|   0|  0|  16|           9|           3|
    |add47_6_fu_1952_p2   |         +|   0|  0|  16|           9|           3|
    |add47_7_fu_1979_p2   |         +|   0|  0|  16|           9|           3|
    |add47_8_fu_2006_p2   |         +|   0|  0|  16|           9|           4|
    |add47_9_fu_2033_p2   |         +|   0|  0|  16|           9|           4|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 242|         136|          50|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  31|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |block_C_drainer4_read  |   9|          2|    1|          2|
    |jj_blk_n               |   9|          2|    1|          2|
    |outp_ds1_write         |   9|          2|    1|          2|
    |pack_seq_offset_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  76|         16|    6|         16|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |   5|   0|    5|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |empty_reg_2259                                                          |   3|   0|    3|          0|
    |grp_l_bias_scale_j_proc47_Pipeline_l_bias_scale_j_fu_1652_ap_start_reg  |   1|   0|    1|          0|
    |jj_read_reg_2249                                                        |   6|   0|    6|          0|
    |p_ZL5buf26_0_load_10_reg_3334                                           |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_11_reg_3369                                           |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_12_reg_3404                                           |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_13_reg_3439                                           |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_14_reg_3474                                           |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_15_reg_3509                                           |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_1_reg_2979                                            |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_2_reg_3014                                            |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_3_reg_3049                                            |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_4_reg_3084                                            |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_5_reg_3119                                            |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_6_reg_3154                                            |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_7_reg_3189                                            |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_8_reg_3224                                            |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_9_reg_3299                                            |  32|   0|   32|          0|
    |p_ZL5buf26_0_load_reg_2904                                              |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_10_reg_3339                                           |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_11_reg_3374                                           |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_12_reg_3409                                           |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_13_reg_3444                                           |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_14_reg_3479                                           |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_15_reg_3514                                           |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_1_reg_2944                                            |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_2_reg_3019                                            |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_3_reg_3054                                            |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_4_reg_3089                                            |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_5_reg_3124                                            |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_6_reg_3159                                            |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_7_reg_3194                                            |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_8_reg_3229                                            |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_9_reg_3264                                            |  32|   0|   32|          0|
    |p_ZL5buf26_1_load_reg_2909                                              |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_10_reg_3304                                           |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_11_reg_3379                                           |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_12_reg_3414                                           |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_13_reg_3449                                           |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_14_reg_3484                                           |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_15_reg_3519                                           |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_1_reg_2949                                            |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_2_reg_2984                                            |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_3_reg_3059                                            |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_4_reg_3094                                            |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_5_reg_3129                                            |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_6_reg_3164                                            |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_7_reg_3199                                            |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_8_reg_3234                                            |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_9_reg_3269                                            |  32|   0|   32|          0|
    |p_ZL5buf26_2_load_reg_2914                                              |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_10_reg_3309                                           |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_11_reg_3344                                           |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_12_reg_3419                                           |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_13_reg_3454                                           |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_14_reg_3489                                           |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_15_reg_3524                                           |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_1_reg_2954                                            |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_2_reg_2989                                            |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_3_reg_3024                                            |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_4_reg_3099                                            |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_5_reg_3134                                            |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_6_reg_3169                                            |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_7_reg_3204                                            |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_8_reg_3239                                            |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_9_reg_3274                                            |  32|   0|   32|          0|
    |p_ZL5buf26_3_load_reg_2919                                              |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_10_reg_3314                                           |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_11_reg_3349                                           |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_12_reg_3384                                           |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_13_reg_3459                                           |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_14_reg_3494                                           |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_15_reg_3529                                           |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_1_reg_2959                                            |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_2_reg_2994                                            |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_3_reg_3029                                            |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_4_reg_3064                                            |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_5_reg_3139                                            |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_6_reg_3174                                            |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_7_reg_3209                                            |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_8_reg_3244                                            |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_9_reg_3279                                            |  32|   0|   32|          0|
    |p_ZL5buf26_4_load_reg_2924                                              |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_10_reg_3319                                           |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_11_reg_3354                                           |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_12_reg_3389                                           |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_13_reg_3424                                           |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_14_reg_3499                                           |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_15_reg_3534                                           |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_1_reg_2964                                            |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_2_reg_2999                                            |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_3_reg_3034                                            |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_4_reg_3069                                            |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_5_reg_3104                                            |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_6_reg_3179                                            |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_7_reg_3214                                            |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_8_reg_3249                                            |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_9_reg_3284                                            |  32|   0|   32|          0|
    |p_ZL5buf26_5_load_reg_2929                                              |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_10_reg_3324                                           |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_11_reg_3359                                           |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_12_reg_3394                                           |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_13_reg_3429                                           |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_14_reg_3464                                           |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_15_reg_3539                                           |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_1_reg_2969                                            |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_2_reg_3004                                            |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_3_reg_3039                                            |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_4_reg_3074                                            |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_5_reg_3109                                            |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_6_reg_3144                                            |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_7_reg_3219                                            |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_8_reg_3254                                            |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_9_reg_3289                                            |  32|   0|   32|          0|
    |p_ZL5buf26_6_load_reg_2934                                              |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_10_reg_3329                                           |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_11_reg_3364                                           |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_12_reg_3399                                           |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_13_reg_3434                                           |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_14_reg_3469                                           |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_15_reg_3504                                           |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_1_reg_2974                                            |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_2_reg_3009                                            |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_3_reg_3044                                            |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_4_reg_3079                                            |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_5_reg_3114                                            |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_6_reg_3149                                            |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_7_reg_3184                                            |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_8_reg_3259                                            |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_9_reg_3294                                            |  32|   0|   32|          0|
    |p_ZL5buf26_7_load_reg_2939                                              |  32|   0|   32|          0|
    |pack_seq_offset_read_reg_2230                                           |   9|   0|    9|          0|
    |tmp_30_reg_3544                                                         |   6|   0|   10|          4|
    |tmp_reg_2254                                                            |   6|   0|    6|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |4133|   0| 4137|          4|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc47|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc47|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc47|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc47|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc47|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc47|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc47|  return value|
|block_C_drainer4_dout            |   in|  768|     ap_fifo|       block_C_drainer4|       pointer|
|block_C_drainer4_num_data_valid  |   in|    3|     ap_fifo|       block_C_drainer4|       pointer|
|block_C_drainer4_fifo_cap        |   in|    3|     ap_fifo|       block_C_drainer4|       pointer|
|block_C_drainer4_empty_n         |   in|    1|     ap_fifo|       block_C_drainer4|       pointer|
|block_C_drainer4_read            |  out|    1|     ap_fifo|       block_C_drainer4|       pointer|
|jj_dout                          |   in|    6|     ap_fifo|                     jj|       pointer|
|jj_num_data_valid                |   in|    3|     ap_fifo|                     jj|       pointer|
|jj_fifo_cap                      |   in|    3|     ap_fifo|                     jj|       pointer|
|jj_empty_n                       |   in|    1|     ap_fifo|                     jj|       pointer|
|jj_read                          |  out|    1|     ap_fifo|                     jj|       pointer|
|pack_seq_offset_dout             |   in|    9|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_num_data_valid   |   in|    3|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_fifo_cap         |   in|    3|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_empty_n          |   in|    1|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_read             |  out|    1|     ap_fifo|        pack_seq_offset|       pointer|
|outp_ds1_din                     |  out|  512|     ap_fifo|               outp_ds1|       pointer|
|outp_ds1_num_data_valid          |   in|    3|     ap_fifo|               outp_ds1|       pointer|
|outp_ds1_fifo_cap                |   in|    3|     ap_fifo|               outp_ds1|       pointer|
|outp_ds1_full_n                  |   in|    1|     ap_fifo|               outp_ds1|       pointer|
|outp_ds1_write                   |  out|    1|     ap_fifo|               outp_ds1|       pointer|
+---------------------------------+-----+-----+------------+-----------------------+--------------+

