{
  "module_name": "clk-pll.h",
  "hash_id": "7f8ef621b2341c8c258fd41f6628e0bbbe76aa11c996a4c4f6fff3b64c76dede",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-pll.h",
  "human_readable_source": " \n \n\n#ifndef __SAMSUNG_CLK_PLL_H\n#define __SAMSUNG_CLK_PLL_H\n\nenum samsung_pll_type {\n\tpll_2126,\n\tpll_3000,\n\tpll_35xx,\n\tpll_36xx,\n\tpll_2550,\n\tpll_2650,\n\tpll_4500,\n\tpll_4502,\n\tpll_4508,\n\tpll_4600,\n\tpll_4650,\n\tpll_4650c,\n\tpll_6552,\n\tpll_6552_s3c2416,\n\tpll_6553,\n\tpll_2550x,\n\tpll_2550xx,\n\tpll_2650x,\n\tpll_2650xx,\n\tpll_1417x,\n\tpll_1450x,\n\tpll_1451x,\n\tpll_1452x,\n\tpll_1460x,\n\tpll_0818x,\n\tpll_0822x,\n\tpll_0831x,\n\tpll_142xx,\n};\n\n#define PLL_RATE(_fin, _m, _p, _s, _k, _ks) \\\n\t((u64)(_fin) * (BIT(_ks) * (_m) + (_k)) / BIT(_ks) / ((_p) << (_s)))\n#define PLL_VALID_RATE(_fin, _fout, _m, _p, _s, _k, _ks) ((_fout) + \\\n\tBUILD_BUG_ON_ZERO(PLL_RATE(_fin, _m, _p, _s, _k, _ks) != (_fout)))\n\n#define PLL_35XX_RATE(_fin, _rate, _m, _p, _s)\t\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.rate\t=\tPLL_VALID_RATE(_fin, _rate,\t\\\n\t\t\t\t_m, _p, _s, 0, 16),\t\t\\\n\t\t.mdiv\t=\t(_m),\t\t\t\t\\\n\t\t.pdiv\t=\t(_p),\t\t\t\t\\\n\t\t.sdiv\t=\t(_s),\t\t\t\t\\\n\t}\n\n#define PLL_36XX_RATE(_fin, _rate, _m, _p, _s, _k)\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.rate\t=\tPLL_VALID_RATE(_fin, _rate,\t\\\n\t\t\t\t_m, _p, _s, _k, 16),\t\t\\\n\t\t.mdiv\t=\t(_m),\t\t\t\t\\\n\t\t.pdiv\t=\t(_p),\t\t\t\t\\\n\t\t.sdiv\t=\t(_s),\t\t\t\t\\\n\t\t.kdiv\t=\t(_k),\t\t\t\t\\\n\t}\n\n#define PLL_4508_RATE(_fin, _rate, _m, _p, _s, _afc)\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.rate\t=\tPLL_VALID_RATE(_fin, _rate,\t\\\n\t\t\t\t_m, _p, _s - 1, 0, 16),\t\t\\\n\t\t.mdiv\t=\t(_m),\t\t\t\t\\\n\t\t.pdiv\t=\t(_p),\t\t\t\t\\\n\t\t.sdiv\t=\t(_s),\t\t\t\t\\\n\t\t.afc\t=\t(_afc),\t\t\t\t\\\n\t}\n\n#define PLL_4600_RATE(_fin, _rate, _m, _p, _s, _k, _vsel)\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.rate\t=\tPLL_VALID_RATE(_fin, _rate,\t\\\n\t\t\t\t_m, _p, _s, _k, 16),\t\t\\\n\t\t.mdiv\t=\t(_m),\t\t\t\t\\\n\t\t.pdiv\t=\t(_p),\t\t\t\t\\\n\t\t.sdiv\t=\t(_s),\t\t\t\t\\\n\t\t.kdiv\t=\t(_k),\t\t\t\t\\\n\t\t.vsel\t=\t(_vsel),\t\t\t\\\n\t}\n\n#define PLL_4650_RATE(_fin, _rate, _m, _p, _s, _k, _mfr, _mrr, _vsel) \\\n\t{\t\t\t\t\t\t\t\\\n\t\t.rate\t=\tPLL_VALID_RATE(_fin, _rate,\t\\\n\t\t\t\t_m, _p, _s, _k, 10),\t\t\\\n\t\t.mdiv\t=\t(_m),\t\t\t\t\\\n\t\t.pdiv\t=\t(_p),\t\t\t\t\\\n\t\t.sdiv\t=\t(_s),\t\t\t\t\\\n\t\t.kdiv\t=\t(_k),\t\t\t\t\\\n\t\t.mfr\t=\t(_mfr),\t\t\t\t\\\n\t\t.mrr\t=\t(_mrr),\t\t\t\t\\\n\t\t.vsel\t=\t(_vsel),\t\t\t\\\n\t}\n\n \n\nstruct samsung_pll_rate_table {\n\tunsigned int rate;\n\tunsigned int pdiv;\n\tunsigned int mdiv;\n\tunsigned int sdiv;\n\tunsigned int kdiv;\n\tunsigned int afc;\n\tunsigned int mfr;\n\tunsigned int mrr;\n\tunsigned int vsel;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}