{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525699663915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525699663916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 10:27:43 2018 " "Processing started: Mon May 07 10:27:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525699663916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525699663916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70_D5M -c DE2_70_D5M " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_D5M -c DE2_70_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525699663916 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525699664875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70-rtl " "Found design unit 1: de2_70-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665398 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70 " "Found entity 1: de2_70" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665401 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665405 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665408 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665411 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665414 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665417 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665420 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent " "Found entity 1: de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter-rtl " "Found design unit 1: de2_70_width_adapter-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665423 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter " "Found entity 1: de2_70_width_adapter" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter_001-rtl " "Found design unit 1: de2_70_width_adapter_001-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665426 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter_001 " "Found entity 1: de2_70_width_adapter_001" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter_002-rtl " "Found design unit 1: de2_70_width_adapter_002-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665429 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter_002 " "Found entity 1: de2_70_width_adapter_002" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter_003.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_003.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter_003-rtl " "Found design unit 1: de2_70_width_adapter_003-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665431 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter_003 " "Found entity 1: de2_70_width_adapter_003" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_cpu_instruction_master_translator-rtl " "Found design unit 1: de2_70_cpu_instruction_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665434 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cpu_instruction_master_translator " "Found entity 1: de2_70_cpu_instruction_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_cpu_data_master_translator-rtl " "Found design unit 1: de2_70_cpu_data_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665437 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cpu_data_master_translator " "Found entity 1: de2_70_cpu_data_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_video_dma_avalon_dma_master_translator-rtl " "Found design unit 1: de2_70_video_dma_avalon_dma_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665440 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_video_dma_avalon_dma_master_translator " "Found entity 1: de2_70_video_dma_avalon_dma_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator-rtl " "Found design unit 1: de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665443 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator " "Found entity 1: de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: de2_70_cpu_jtag_debug_module_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665446 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cpu_jtag_debug_module_translator " "Found entity 1: de2_70_cpu_jtag_debug_module_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_onchip_memory_s1_translator-rtl " "Found design unit 1: de2_70_onchip_memory_s1_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665449 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_onchip_memory_s1_translator " "Found entity 1: de2_70_onchip_memory_s1_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator-rtl " "Found design unit 1: de2_70_sdram_s1_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665451 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator " "Found entity 1: de2_70_sdram_s1_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_av_config_avalon_av_config_slave_translator-rtl " "Found design unit 1: de2_70_av_config_avalon_av_config_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665454 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_av_config_avalon_av_config_slave_translator " "Found entity 1: de2_70_av_config_avalon_av_config_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_video_dma_avalon_dma_control_slave_translator-rtl " "Found design unit 1: de2_70_video_dma_avalon_dma_control_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665457 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_video_dma_avalon_dma_control_slave_translator " "Found entity 1: de2_70_video_dma_avalon_dma_control_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: de2_70_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665460 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: de2_70_jtag_uart_avalon_jtag_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_pixel_buffer_avalon_ssram_slave_translator-rtl " "Found design unit 1: de2_70_pixel_buffer_avalon_ssram_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665463 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_pixel_buffer_avalon_ssram_slave_translator " "Found entity 1: de2_70_pixel_buffer_avalon_ssram_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_rst_controller-rtl " "Found design unit 1: de2_70_rst_controller-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665466 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rst_controller " "Found entity 1: de2_70_rst_controller" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_rst_controller_001-rtl " "Found design unit 1: de2_70_rst_controller_001-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665469 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rst_controller_001 " "Found entity 1: de2_70_rst_controller_001" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665472 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent " "Found entity 1: de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665475 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent " "Found entity 1: de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_irq_mapper " "Found entity 1: de2_70_irq_mapper" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux_007 " "Found entity 1: de2_70_rsp_xbar_demux_007" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_007.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665493 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_mux_007 " "Found entity 1: de2_70_cmd_xbar_mux_007" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_007.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_007.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux_002 " "Found entity 1: de2_70_cmd_xbar_demux_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_mux_001 " "Found entity 1: de2_70_rsp_xbar_mux_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_mux " "Found entity 1: de2_70_rsp_xbar_mux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux_003 " "Found entity 1: de2_70_rsp_xbar_demux_003" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux " "Found entity 1: de2_70_rsp_xbar_demux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_mux " "Found entity 1: de2_70_cmd_xbar_mux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux_001 " "Found entity 1: de2_70_cmd_xbar_demux_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux " "Found entity 1: de2_70_cmd_xbar_demux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665529 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665529 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665529 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665529 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665529 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665529 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router_007.sv(48) " "Verilog HDL Declaration information at de2_70_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router_007.sv(49) " "Verilog HDL Declaration information at de2_70_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_007_default_decode " "Found entity 1: de2_70_id_router_007_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665532 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router_007 " "Found entity 2: de2_70_id_router_007" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_addr_router_002.sv(48) " "Verilog HDL Declaration information at de2_70_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_addr_router_002.sv(49) " "Verilog HDL Declaration information at de2_70_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_addr_router_002_default_decode " "Found entity 1: de2_70_addr_router_002_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665535 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_addr_router_002 " "Found entity 2: de2_70_addr_router_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router_003.sv(48) " "Verilog HDL Declaration information at de2_70_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router_003.sv(49) " "Verilog HDL Declaration information at de2_70_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_003_default_decode " "Found entity 1: de2_70_id_router_003_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665538 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router_003 " "Found entity 2: de2_70_id_router_003" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router_002.sv(48) " "Verilog HDL Declaration information at de2_70_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router_002.sv(49) " "Verilog HDL Declaration information at de2_70_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_002_default_decode " "Found entity 1: de2_70_id_router_002_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665541 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router_002 " "Found entity 2: de2_70_id_router_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router.sv(48) " "Verilog HDL Declaration information at de2_70_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router.sv(49) " "Verilog HDL Declaration information at de2_70_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_default_decode " "Found entity 1: de2_70_id_router_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665544 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router " "Found entity 2: de2_70_id_router" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_addr_router_001.sv(48) " "Verilog HDL Declaration information at de2_70_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_addr_router_001.sv(49) " "Verilog HDL Declaration information at de2_70_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_addr_router_001_default_decode " "Found entity 1: de2_70_addr_router_001_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665547 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_addr_router_001 " "Found entity 2: de2_70_addr_router_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_addr_router.sv(48) " "Verilog HDL Declaration information at de2_70_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_addr_router.sv(49) " "Verilog HDL Declaration information at de2_70_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525699665550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_addr_router_default_decode " "Found entity 1: de2_70_addr_router_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665550 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_addr_router " "Found entity 2: de2_70_addr_router" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_JTAG_UART_sim_scfifo_w " "Found entity 1: de2_70_JTAG_UART_sim_scfifo_w" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665571 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_JTAG_UART_scfifo_w " "Found entity 2: de2_70_JTAG_UART_scfifo_w" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665571 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2_70_JTAG_UART_sim_scfifo_r " "Found entity 3: de2_70_JTAG_UART_sim_scfifo_r" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665571 ""} { "Info" "ISGN_ENTITY_NAME" "4 de2_70_JTAG_UART_scfifo_r " "Found entity 4: de2_70_JTAG_UART_scfifo_r" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665571 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2_70_JTAG_UART " "Found entity 5: de2_70_JTAG_UART" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_SDRAM_input_efifo_module " "Found entity 1: de2_70_SDRAM_input_efifo_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665576 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_SDRAM " "Found entity 2: de2_70_SDRAM" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_VGA_Controller " "Found entity 1: de2_70_VGA_Controller" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_VGA_Controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_VGA_Controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Dual_Clock_FIFO " "Found entity 1: de2_70_Dual_Clock_FIFO" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665591 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1525699665593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Pixel_Scaler " "Found entity 1: de2_70_Pixel_Scaler" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Scaler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Pixel_RGB_Resampler " "Found entity 1: de2_70_Pixel_RGB_Resampler" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_RGB_Resampler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Pixel_Buffer_DMA " "Found entity 1: de2_70_Pixel_Buffer_DMA" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Pixel_Buffer " "Found entity 1: de2_70_Pixel_Buffer" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_memory.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665611 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(291): ignored dangling comma in List of Port Connections" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1525699665613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_DMA " "Found entity 1: de2_70_Video_DMA" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_RGB_Resampler " "Found entity 1: de2_70_Video_RGB_Resampler" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_Scaler " "Found entity 1: de2_70_Video_Scaler" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_add.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_Clipper " "Found entity 1: de2_70_Video_Clipper" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_bayer_pattern_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_bayer_pattern_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Bayer_Pattern_Resampler " "Found entity 1: de2_70_Bayer_Pattern_Resampler" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Bayer_Pattern_Resampler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Bayer_Pattern_Resampler.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_itu_656_decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_camera_decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_in_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_in_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_In_Decoder " "Found entity 1: de2_70_Video_In_Decoder" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665656 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699665658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_35 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_35" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_70 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_70" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_AV_Config " "Found entity 1: de2_70_AV_Config" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_clock_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_clock_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Clock_Signals " "Found entity 1: de2_70_Clock_Signals" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Onchip_Memory " "Found entity 1: de2_70_Onchip_Memory" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Onchip_Memory.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Onchip_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_CPU_register_bank_a_module " "Found entity 1: de2_70_CPU_register_bank_a_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_CPU_register_bank_b_module " "Found entity 2: de2_70_CPU_register_bank_b_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2_70_CPU_nios2_oci_debug " "Found entity 3: de2_70_CPU_nios2_oci_debug" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "4 de2_70_CPU_ociram_sp_ram_module " "Found entity 4: de2_70_CPU_ociram_sp_ram_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2_70_CPU_nios2_ocimem " "Found entity 5: de2_70_CPU_nios2_ocimem" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "6 de2_70_CPU_nios2_avalon_reg " "Found entity 6: de2_70_CPU_nios2_avalon_reg" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "7 de2_70_CPU_nios2_oci_break " "Found entity 7: de2_70_CPU_nios2_oci_break" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "8 de2_70_CPU_nios2_oci_xbrk " "Found entity 8: de2_70_CPU_nios2_oci_xbrk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "9 de2_70_CPU_nios2_oci_dbrk " "Found entity 9: de2_70_CPU_nios2_oci_dbrk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "10 de2_70_CPU_nios2_oci_itrace " "Found entity 10: de2_70_CPU_nios2_oci_itrace" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "11 de2_70_CPU_nios2_oci_td_mode " "Found entity 11: de2_70_CPU_nios2_oci_td_mode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "12 de2_70_CPU_nios2_oci_dtrace " "Found entity 12: de2_70_CPU_nios2_oci_dtrace" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "13 de2_70_CPU_nios2_oci_compute_tm_count " "Found entity 13: de2_70_CPU_nios2_oci_compute_tm_count" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "14 de2_70_CPU_nios2_oci_fifowp_inc " "Found entity 14: de2_70_CPU_nios2_oci_fifowp_inc" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "15 de2_70_CPU_nios2_oci_fifocount_inc " "Found entity 15: de2_70_CPU_nios2_oci_fifocount_inc" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "16 de2_70_CPU_nios2_oci_fifo " "Found entity 16: de2_70_CPU_nios2_oci_fifo" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "17 de2_70_CPU_nios2_oci_pib " "Found entity 17: de2_70_CPU_nios2_oci_pib" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "18 de2_70_CPU_nios2_oci_im " "Found entity 18: de2_70_CPU_nios2_oci_im" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "19 de2_70_CPU_nios2_performance_monitors " "Found entity 19: de2_70_CPU_nios2_performance_monitors" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "20 de2_70_CPU_nios2_oci " "Found entity 20: de2_70_CPU_nios2_oci" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""} { "Info" "ISGN_ENTITY_NAME" "21 de2_70_CPU " "Found entity 21: de2_70_CPU" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_CPU_jtag_debug_module_sysclk " "Found entity 1: de2_70_CPU_jtag_debug_module_sysclk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_CPU_jtag_debug_module_tck " "Found entity 1: de2_70_CPU_jtag_debug_module_tck" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_CPU_jtag_debug_module_wrapper " "Found entity 1: de2_70_CPU_jtag_debug_module_wrapper" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_CPU_oci_test_bench " "Found entity 1: de2_70_CPU_oci_test_bench" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU_oci_test_bench.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_CPU_test_bench " "Found entity 1: de2_70_CPU_test_bench" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU_test_bench.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/de2_70_d5m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/de2_70_d5m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_70_D5M-Structure " "Found design unit 1: DE2_70_D5M-Structure" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665735 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_D5M " "Found entity 1: DE2_70_D5M" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699665735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699665735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_SDRAM.v(316) " "Verilog HDL or VHDL warning at de2_70_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1525699665775 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_SDRAM.v(326) " "Verilog HDL or VHDL warning at de2_70_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1525699665775 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_SDRAM.v(336) " "Verilog HDL or VHDL warning at de2_70_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1525699665775 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_SDRAM.v(680) " "Verilog HDL or VHDL warning at de2_70_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1525699665777 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_CPU.v(1567) " "Verilog HDL or VHDL warning at de2_70_CPU.v(1567): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1525699665792 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_CPU.v(1569) " "Verilog HDL or VHDL warning at de2_70_CPU.v(1569): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1525699665792 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_CPU.v(1725) " "Verilog HDL or VHDL warning at de2_70_CPU.v(1725): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1525699665793 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_CPU.v(2553) " "Verilog HDL or VHDL warning at de2_70_CPU.v(2553): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1525699665796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_70_D5M " "Elaborating entity \"DE2_70_D5M\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525699666007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70 de2_70:NiosII " "Elaborating entity \"de2_70\" for hierarchy \"de2_70:NiosII\"" {  } { { "VHDL/DE2_70_D5M.vhd" "NiosII" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU de2_70:NiosII\|de2_70_CPU:cpu " "Elaborating entity \"de2_70_CPU\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cpu" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_test_bench de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_test_bench:the_de2_70_CPU_test_bench " "Elaborating entity \"de2_70_CPU_test_bench\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_test_bench:the_de2_70_CPU_test_bench\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_test_bench" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_register_bank_a_module de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_a_module:de2_70_CPU_register_bank_a " "Elaborating entity \"de2_70_CPU_register_bank_a_module\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_a_module:de2_70_CPU_register_bank_a\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "de2_70_CPU_register_bank_a" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_a_module:de2_70_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_a_module:de2_70_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_a_module:de2_70_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_a_module:de2_70_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_a_module:de2_70_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_a_module:de2_70_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"de2_70_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666127 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699666127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnf1 " "Found entity 1: altsyncram_gnf1" {  } { { "db/altsyncram_gnf1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_gnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699666193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699666193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gnf1 de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_a_module:de2_70_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_gnf1:auto_generated " "Elaborating entity \"altsyncram_gnf1\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_a_module:de2_70_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_gnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_register_bank_b_module de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_b_module:de2_70_CPU_register_bank_b " "Elaborating entity \"de2_70_CPU_register_bank_b_module\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_b_module:de2_70_CPU_register_bank_b\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "de2_70_CPU_register_bank_b" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_b_module:de2_70_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_b_module:de2_70_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_b_module:de2_70_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_b_module:de2_70_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699666252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_b_module:de2_70_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_b_module:de2_70_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"de2_70_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666253 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699666253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hnf1 " "Found entity 1: altsyncram_hnf1" {  } { { "db/altsyncram_hnf1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_hnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699666318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699666318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hnf1 de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_b_module:de2_70_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hnf1:auto_generated " "Elaborating entity \"altsyncram_hnf1\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_register_bank_b_module:de2_70_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci " "Elaborating entity \"de2_70_CPU_nios2_oci\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_oci" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_debug de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_debug:the_de2_70_CPU_nios2_oci_debug " "Elaborating entity \"de2_70_CPU_nios2_oci_debug\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_debug:the_de2_70_CPU_nios2_oci_debug\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_oci_debug" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_debug:the_de2_70_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_debug:the_de2_70_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_altera_std_synchronizer" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_debug:the_de2_70_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_debug:the_de2_70_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699666387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_debug:the_de2_70_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_debug:the_de2_70_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666387 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699666387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_ocimem de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem " "Elaborating entity \"de2_70_CPU_nios2_ocimem\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_ocimem" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_ociram_sp_ram_module de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem\|de2_70_CPU_ociram_sp_ram_module:de2_70_CPU_ociram_sp_ram " "Elaborating entity \"de2_70_CPU_ociram_sp_ram_module\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem\|de2_70_CPU_ociram_sp_ram_module:de2_70_CPU_ociram_sp_ram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "de2_70_CPU_ociram_sp_ram" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem\|de2_70_CPU_ociram_sp_ram_module:de2_70_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem\|de2_70_CPU_ociram_sp_ram_module:de2_70_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem\|de2_70_CPU_ociram_sp_ram_module:de2_70_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem\|de2_70_CPU_ociram_sp_ram_module:de2_70_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699666408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem\|de2_70_CPU_ociram_sp_ram_module:de2_70_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem\|de2_70_CPU_ociram_sp_ram_module:de2_70_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"de2_70_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666408 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699666408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k471 " "Found entity 1: altsyncram_k471" {  } { { "db/altsyncram_k471.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_k471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699666473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699666473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k471 de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem\|de2_70_CPU_ociram_sp_ram_module:de2_70_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_k471:auto_generated " "Elaborating entity \"altsyncram_k471\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_ocimem:the_de2_70_CPU_nios2_ocimem\|de2_70_CPU_ociram_sp_ram_module:de2_70_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_k471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_avalon_reg de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_avalon_reg:the_de2_70_CPU_nios2_avalon_reg " "Elaborating entity \"de2_70_CPU_nios2_avalon_reg\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_avalon_reg:the_de2_70_CPU_nios2_avalon_reg\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_avalon_reg" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_break de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_break:the_de2_70_CPU_nios2_oci_break " "Elaborating entity \"de2_70_CPU_nios2_oci_break\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_break:the_de2_70_CPU_nios2_oci_break\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_oci_break" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_xbrk de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_xbrk:the_de2_70_CPU_nios2_oci_xbrk " "Elaborating entity \"de2_70_CPU_nios2_oci_xbrk\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_xbrk:the_de2_70_CPU_nios2_oci_xbrk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_oci_xbrk" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_dbrk de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_dbrk:the_de2_70_CPU_nios2_oci_dbrk " "Elaborating entity \"de2_70_CPU_nios2_oci_dbrk\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_dbrk:the_de2_70_CPU_nios2_oci_dbrk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_oci_dbrk" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_itrace de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_itrace:the_de2_70_CPU_nios2_oci_itrace " "Elaborating entity \"de2_70_CPU_nios2_oci_itrace\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_itrace:the_de2_70_CPU_nios2_oci_itrace\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_oci_itrace" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_dtrace de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_dtrace:the_de2_70_CPU_nios2_oci_dtrace " "Elaborating entity \"de2_70_CPU_nios2_oci_dtrace\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_dtrace:the_de2_70_CPU_nios2_oci_dtrace\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_oci_dtrace" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_td_mode de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_dtrace:the_de2_70_CPU_nios2_oci_dtrace\|de2_70_CPU_nios2_oci_td_mode:de2_70_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"de2_70_CPU_nios2_oci_td_mode\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_dtrace:the_de2_70_CPU_nios2_oci_dtrace\|de2_70_CPU_nios2_oci_td_mode:de2_70_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "de2_70_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_fifo de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_fifo:the_de2_70_CPU_nios2_oci_fifo " "Elaborating entity \"de2_70_CPU_nios2_oci_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_fifo:the_de2_70_CPU_nios2_oci_fifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_oci_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_compute_tm_count de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_fifo:the_de2_70_CPU_nios2_oci_fifo\|de2_70_CPU_nios2_oci_compute_tm_count:de2_70_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"de2_70_CPU_nios2_oci_compute_tm_count\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_fifo:the_de2_70_CPU_nios2_oci_fifo\|de2_70_CPU_nios2_oci_compute_tm_count:de2_70_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "de2_70_CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_fifowp_inc de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_fifo:the_de2_70_CPU_nios2_oci_fifo\|de2_70_CPU_nios2_oci_fifowp_inc:de2_70_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"de2_70_CPU_nios2_oci_fifowp_inc\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_fifo:the_de2_70_CPU_nios2_oci_fifo\|de2_70_CPU_nios2_oci_fifowp_inc:de2_70_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "de2_70_CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_fifocount_inc de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_fifo:the_de2_70_CPU_nios2_oci_fifo\|de2_70_CPU_nios2_oci_fifocount_inc:de2_70_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"de2_70_CPU_nios2_oci_fifocount_inc\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_fifo:the_de2_70_CPU_nios2_oci_fifo\|de2_70_CPU_nios2_oci_fifocount_inc:de2_70_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "de2_70_CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_oci_test_bench de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_fifo:the_de2_70_CPU_nios2_oci_fifo\|de2_70_CPU_oci_test_bench:the_de2_70_CPU_oci_test_bench " "Elaborating entity \"de2_70_CPU_oci_test_bench\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_fifo:the_de2_70_CPU_nios2_oci_fifo\|de2_70_CPU_oci_test_bench:the_de2_70_CPU_oci_test_bench\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_oci_test_bench" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_pib de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_pib:the_de2_70_CPU_nios2_oci_pib " "Elaborating entity \"de2_70_CPU_nios2_oci_pib\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_pib:the_de2_70_CPU_nios2_oci_pib\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_oci_pib" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_nios2_oci_im de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_im:the_de2_70_CPU_nios2_oci_im " "Elaborating entity \"de2_70_CPU_nios2_oci_im\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_nios2_oci_im:the_de2_70_CPU_nios2_oci_im\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_nios2_oci_im" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_jtag_debug_module_wrapper de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper " "Elaborating entity \"de2_70_CPU_jtag_debug_module_wrapper\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "the_de2_70_CPU_jtag_debug_module_wrapper" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_jtag_debug_module_tck de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|de2_70_CPU_jtag_debug_module_tck:the_de2_70_CPU_jtag_debug_module_tck " "Elaborating entity \"de2_70_CPU_jtag_debug_module_tck\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|de2_70_CPU_jtag_debug_module_tck:the_de2_70_CPU_jtag_debug_module_tck\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" "the_de2_70_CPU_jtag_debug_module_tck" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_CPU_jtag_debug_module_sysclk de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|de2_70_CPU_jtag_debug_module_sysclk:the_de2_70_CPU_jtag_debug_module_sysclk " "Elaborating entity \"de2_70_CPU_jtag_debug_module_sysclk\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|de2_70_CPU_jtag_debug_module_sysclk:the_de2_70_CPU_jtag_debug_module_sysclk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" "the_de2_70_CPU_jtag_debug_module_sysclk" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" "de2_70_CPU_jtag_debug_module_phy" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699666632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy " "Instantiated megafunction \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666632 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699666632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_CPU:cpu\|de2_70_CPU_nios2_oci:the_de2_70_CPU_nios2_oci\|de2_70_CPU_jtag_debug_module_wrapper:the_de2_70_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Onchip_Memory de2_70:NiosII\|de2_70_Onchip_Memory:onchip_memory " "Elaborating entity \"de2_70_Onchip_Memory\" for hierarchy \"de2_70:NiosII\|de2_70_Onchip_Memory:onchip_memory\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "onchip_memory" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Onchip_Memory.v" "the_altsyncram" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Onchip_Memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Onchip_Memory.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Onchip_Memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_Onchip_Memory.hex " "Parameter \"init_file\" = \"de2_70_Onchip_Memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666649 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Onchip_Memory.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Onchip_Memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699666649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8fc1 " "Found entity 1: altsyncram_8fc1" {  } { { "db/altsyncram_8fc1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_8fc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699666715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699666715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8fc1 de2_70:NiosII\|de2_70_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_8fc1:auto_generated " "Elaborating entity \"altsyncram_8fc1\" for hierarchy \"de2_70:NiosII\|de2_70_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_8fc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Clock_Signals de2_70:NiosII\|de2_70_Clock_Signals:clock_signals " "Elaborating entity \"de2_70_Clock_Signals\" for hierarchy \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "clock_signals" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666802 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699666802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_AV_Config de2_70:NiosII\|de2_70_AV_Config:av_config " "Elaborating entity \"de2_70_AV_Config\" for hierarchy \"de2_70:NiosII\|de2_70_AV_Config:av_config\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "av_config" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" "AV_Config_Auto_Init" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_auto_init.v(156) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(156): truncated value with size 32 to match size of target (5)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699666818 "|DE2_70_D5M|de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_d5m de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM " "Elaborating entity \"altera_up_av_config_auto_init_d5m\" for hierarchy \"de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" "Auto_Init_D5M_ROM" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" "Serial_Bus_Controller" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_serial_bus_controller.v(260) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(260): truncated value with size 32 to match size of target (6)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699666829 "|DE2_70_D5M|de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(128) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(128): truncated value with size 32 to match size of target (11)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699666834 "|DE2_70_D5M|de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_In_Decoder de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder " "Elaborating entity \"de2_70_Video_In_Decoder\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_in_decoder" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_camera_decoder de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder " "Elaborating entity \"altera_up_video_camera_decoder\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" "Camera_Decoder" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" "Video_In_Dual_Clock_FIFO" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666926 ""}  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699666926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_12l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_12l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_12l1 " "Found entity 1: dcfifo_12l1" {  } { { "db/dcfifo_12l1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_12l1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699666987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699666987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_12l1 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated " "Elaborating entity \"dcfifo_12l1\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699666989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|a_gray2bin_bcb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|a_gray2bin_bcb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_12l1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_12l1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_12l1.tdf" "rdptr_g1p" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_12l1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_12l1.tdf" "wrptr_g1p" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_12l1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_12l1.tdf" "wrptr_gp" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_12l1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vju.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vju.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vju " "Found entity 1: altsyncram_vju" {  } { { "db/altsyncram_vju.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_vju.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vju de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|altsyncram_vju:fifo_ram " "Elaborating entity \"altsyncram_vju\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|altsyncram_vju:fifo_ram\"" {  } { { "db/dcfifo_12l1.tdf" "fifo_ram" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_12l1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_12l1.tdf" "rdaclr" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_12l1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|dffpipe_0v8:rs_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|dffpipe_0v8:rs_brp\"" {  } { { "db/dcfifo_12l1.tdf" "rs_brp" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_12l1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_12l1.tdf" "rs_dgwp" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_12l1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe17 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe17\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe17" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_12l1.tdf" "ws_dgrp" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_12l1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s16 " "Found entity 1: cmpr_s16" {  } { { "db/cmpr_s16.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cmpr_s16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s16 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|cmpr_s16:rdempty_eq_comp " "Elaborating entity \"cmpr_s16\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|cmpr_s16:rdempty_eq_comp\"" {  } { { "db/dcfifo_12l1.tdf" "rdempty_eq_comp" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_12l1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Bayer_Pattern_Resampler de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler " "Elaborating entity \"de2_70_Bayer_Pattern_Resampler\" for hierarchy \"de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "bayer_pattern_resampler" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 de2_70_Bayer_Pattern_Resampler.v(203) " "Verilog HDL assignment warning at de2_70_Bayer_Pattern_Resampler.v(203): truncated value with size 32 to match size of target (12)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Bayer_Pattern_Resampler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Bayer_Pattern_Resampler.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667412 "|DE2_70_D5M|de2_70:NiosII|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg " "Elaborating entity \"altshift_taps\" for hierarchy \"de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Bayer_Pattern_Resampler.v" "bayern_pattern_shift_reg" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Bayer_Pattern_Resampler.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Bayer_Pattern_Resampler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Bayer_Pattern_Resampler.v" 265 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699667444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2592 " "Parameter \"tap_distance\" = \"2592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667444 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Bayer_Pattern_Resampler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Bayer_Pattern_Resampler.v" 265 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699667444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tor " "Found entity 1: shift_taps_tor" {  } { { "db/shift_taps_tor.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/shift_taps_tor.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_tor de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated " "Elaborating entity \"shift_taps_tor\" for hierarchy \"de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fa1 " "Found entity 1: altsyncram_6fa1" {  } { { "db/altsyncram_6fa1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_6fa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fa1 de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|altsyncram_6fa1:altsyncram2 " "Elaborating entity \"altsyncram_6fa1\" for hierarchy \"de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|altsyncram_6fa1:altsyncram2\"" {  } { { "db/shift_taps_tor.tdf" "altsyncram2" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/shift_taps_tor.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rf " "Found entity 1: cntr_2rf" {  } { { "db/cntr_2rf.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_2rf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2rf de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|cntr_2rf:cntr1 " "Elaborating entity \"cntr_2rf\" for hierarchy \"de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|cntr_2rf:cntr1\"" {  } { { "db/shift_taps_tor.tdf" "cntr1" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/shift_taps_tor.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ndc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ndc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ndc " "Found entity 1: cmpr_ndc" {  } { { "db/cmpr_ndc.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cmpr_ndc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ndc de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|cntr_2rf:cntr1\|cmpr_ndc:cmpr5 " "Elaborating entity \"cmpr_ndc\" for hierarchy \"de2_70:NiosII\|de2_70_Bayer_Pattern_Resampler:bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|cntr_2rf:cntr1\|cmpr_ndc:cmpr5\"" {  } { { "db/cntr_2rf.tdf" "cmpr5" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_2rf.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_Clipper de2_70:NiosII\|de2_70_Video_Clipper:video_clipper " "Elaborating entity \"de2_70_Video_Clipper\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_clipper" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" "Clipper_Drop" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(139) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (11)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667706 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(150) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667706 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" "Clipper_Add" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_add.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(139) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (11)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667716 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(150) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667716 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_Scaler de2_70:NiosII\|de2_70_Video_Scaler:video_scaler " "Elaborating entity \"de2_70_Video_Scaler\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler:video_scaler\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_scaler" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink de2_70:NiosII\|de2_70_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler.v" "Shrink_Frame" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_scaler_shrink.v(215) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(215): truncated value with size 32 to match size of target (11)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667726 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(228) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(228): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667726 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_RGB_Resampler de2_70:NiosII\|de2_70_Video_RGB_Resampler:video_rgb_resampler " "Elaborating entity \"de2_70_Video_RGB_Resampler\" for hierarchy \"de2_70:NiosII\|de2_70_Video_RGB_Resampler:video_rgb_resampler\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_rgb_resampler" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667729 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a de2_70_Video_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at de2_70_Video_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525699667729 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_RGB_Resampler:video_rgb_resampler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 de2_70_Video_RGB_Resampler.v(161) " "Verilog HDL assignment warning at de2_70_Video_RGB_Resampler.v(161): truncated value with size 2 to match size of target (1)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667730 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_RGB_Resampler:video_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_DMA de2_70:NiosII\|de2_70_Video_DMA:video_dma " "Elaborating entity \"de2_70_Video_DMA\" for hierarchy \"de2_70:NiosII\|de2_70_Video_DMA:video_dma\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_dma" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de2_70_Video_DMA.v(191) " "Verilog HDL assignment warning at de2_70_Video_DMA.v(191): truncated value with size 32 to match size of target (8)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667734 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_DMA:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 de2_70_Video_DMA.v(194) " "Verilog HDL assignment warning at de2_70_Video_DMA.v(194): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667734 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_DMA:video_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave de2_70:NiosII\|de2_70_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"de2_70:NiosII\|de2_70_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" "DMA_Control_Slave" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(147) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(147): truncated value with size 32 to match size of target (16)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667740 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(148) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(148): truncated value with size 32 to match size of target (16)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667740 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory de2_70:NiosII\|de2_70_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"de2_70:NiosII\|de2_70_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" "From_Stream_to_Memory" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Pixel_Buffer de2_70:NiosII\|de2_70_Pixel_Buffer:pixel_buffer " "Elaborating entity \"de2_70_Pixel_Buffer\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer:pixel_buffer\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667748 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byteenable_reg de2_70_Pixel_Buffer.v(139) " "Verilog HDL or VHDL warning at de2_70_Pixel_Buffer.v(139): object \"byteenable_reg\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525699667749 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer:pixel_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Pixel_Buffer_DMA de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma " "Elaborating entity \"de2_70_Pixel_Buffer_DMA\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_dma" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 de2_70_Pixel_Buffer_DMA.v(256) " "Verilog HDL assignment warning at de2_70_Pixel_Buffer_DMA.v(256): truncated value with size 32 to match size of target (16)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667755 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 de2_70_Pixel_Buffer_DMA.v(257) " "Verilog HDL assignment warning at de2_70_Pixel_Buffer_DMA.v(257): truncated value with size 32 to match size of target (16)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667755 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de2_70_Pixel_Buffer_DMA.v(262) " "Verilog HDL assignment warning at de2_70_Pixel_Buffer_DMA.v(262): truncated value with size 32 to match size of target (8)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667755 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de2_70_Pixel_Buffer_DMA.v(263) " "Verilog HDL assignment warning at de2_70_Pixel_Buffer_DMA.v(263): truncated value with size 32 to match size of target (8)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667755 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 de2_70_Pixel_Buffer_DMA.v(343) " "Verilog HDL assignment warning at de2_70_Pixel_Buffer_DMA.v(343): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667755 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de2_70_Pixel_Buffer_DMA.v(357) " "Verilog HDL assignment warning at de2_70_Pixel_Buffer_DMA.v(357): truncated value with size 32 to match size of target (8)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699667755 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667808 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699667808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_70a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_70a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_70a1 " "Found entity 1: scfifo_70a1" {  } { { "db/scfifo_70a1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/scfifo_70a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_70a1 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated " "Elaborating entity \"scfifo_70a1\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sn31 " "Found entity 1: a_dpfifo_sn31" {  } { { "db/a_dpfifo_sn31.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_sn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sn31 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo " "Elaborating entity \"a_dpfifo_sn31\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\"" {  } { { "db/scfifo_70a1.tdf" "dpfifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/scfifo_70a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3d81 " "Found entity 1: altsyncram_3d81" {  } { { "db/altsyncram_3d81.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_3d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699667945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699667945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3d81 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram " "Elaborating entity \"altsyncram_3d81\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\"" {  } { { "db/a_dpfifo_sn31.tdf" "FIFOram" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_sn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699667948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sn31.tdf" "almost_full_comparer" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_sn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_sn31.tdf" "three_comparison" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_sn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sn31.tdf" "rd_ptr_msb" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_sn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_sn31.tdf" "usedw_counter" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_sn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_sn31.tdf" "wr_ptr" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_sn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Pixel_RGB_Resampler de2_70:NiosII\|de2_70_Pixel_RGB_Resampler:pixel_rgb_resampler " "Elaborating entity \"de2_70_Pixel_RGB_Resampler\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_RGB_Resampler:pixel_rgb_resampler\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_rgb_resampler" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a de2_70_Pixel_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at de2_70_Pixel_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_RGB_Resampler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525699668198 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_RGB_Resampler:pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Pixel_Scaler de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler " "Elaborating entity \"de2_70_Pixel_Scaler\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_scaler" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Scaler.v" "Multiply_Height" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699668207 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699668208 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699668208 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699668239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 641 " "Parameter \"lpm_numwords\" = \"641\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668240 ""}  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699668240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7f31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7f31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7f31 " "Found entity 1: scfifo_7f31" {  } { { "db/scfifo_7f31.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/scfifo_7f31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7f31 de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated " "Elaborating entity \"scfifo_7f31\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q631.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q631.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q631 " "Found entity 1: a_dpfifo_q631" {  } { { "db/a_dpfifo_q631.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_q631.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q631 de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo " "Elaborating entity \"a_dpfifo_q631\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\"" {  } { { "db/scfifo_7f31.tdf" "dpfifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/scfifo_7f31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7i81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7i81 " "Found entity 1: altsyncram_7i81" {  } { { "db/altsyncram_7i81.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_7i81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7i81 de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|altsyncram_7i81:FIFOram " "Elaborating entity \"altsyncram_7i81\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|altsyncram_7i81:FIFOram\"" {  } { { "db/a_dpfifo_q631.tdf" "FIFOram" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_q631.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cp8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cp8 " "Found entity 1: cmpr_cp8" {  } { { "db/cmpr_cp8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cmpr_cp8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cmpr_cp8:almost_full_comparer " "Elaborating entity \"cmpr_cp8\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cmpr_cp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q631.tdf" "almost_full_comparer" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_q631.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cmpr_cp8:three_comparison " "Elaborating entity \"cmpr_cp8\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cmpr_cp8:three_comparison\"" {  } { { "db/a_dpfifo_q631.tdf" "three_comparison" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_q631.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_g5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_g5b:rd_ptr_msb " "Elaborating entity \"cntr_g5b\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_g5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q631.tdf" "rd_ptr_msb" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_q631.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_477.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_477.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_477 " "Found entity 1: cntr_477" {  } { { "db/cntr_477.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_477.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_477 de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_477:usedw_counter " "Elaborating entity \"cntr_477\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_477:usedw_counter\"" {  } { { "db/a_dpfifo_q631.tdf" "usedw_counter" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_q631.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o6b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o6b " "Found entity 1: cntr_o6b" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_o6b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o6b de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr " "Elaborating entity \"cntr_o6b\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\"" {  } { { "db/a_dpfifo_q631.tdf" "wr_ptr" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_q631.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Dual_Clock_FIFO de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo " "Elaborating entity \"de2_70_Dual_Clock_FIFO\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "dual_clock_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668680 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699668680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9u7 " "Found entity 1: alt_synch_pipe_9u7" {  } { { "db/alt_synch_pipe_9u7.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/alt_synch_pipe_9u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9u7 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9u7\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_9u7.tdf" "dffpipe6" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/alt_synch_pipe_9u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_au7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_au7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_au7 " "Found entity 1: alt_synch_pipe_au7" {  } { { "db/alt_synch_pipe_au7.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/alt_synch_pipe_au7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_au7 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_au7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_au7\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_au7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_au7:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_au7:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_au7.tdf" "dffpipe9" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/alt_synch_pipe_au7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699668943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699668943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699668945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699669019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699669019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_VGA_Controller de2_70:NiosII\|de2_70_VGA_Controller:vga_controller " "Elaborating entity \"de2_70_VGA_Controller\" for hierarchy \"de2_70:NiosII\|de2_70_VGA_Controller:vga_controller\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "vga_controller" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing de2_70:NiosII\|de2_70_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"de2_70:NiosII\|de2_70_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_VGA_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699669042 "|DE2_70_D5M|de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525699669042 "|DE2_70_D5M|de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_SDRAM de2_70:NiosII\|de2_70_SDRAM:sdram " "Elaborating entity \"de2_70_SDRAM\" for hierarchy \"de2_70:NiosII\|de2_70_SDRAM:sdram\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_SDRAM_input_efifo_module de2_70:NiosII\|de2_70_SDRAM:sdram\|de2_70_SDRAM_input_efifo_module:the_de2_70_SDRAM_input_efifo_module " "Elaborating entity \"de2_70_SDRAM_input_efifo_module\" for hierarchy \"de2_70:NiosII\|de2_70_SDRAM:sdram\|de2_70_SDRAM_input_efifo_module:the_de2_70_SDRAM_input_efifo_module\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" "the_de2_70_SDRAM_input_efifo_module" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_JTAG_UART de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart " "Elaborating entity \"de2_70_JTAG_UART\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "jtag_uart" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_JTAG_UART_scfifo_w de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w " "Elaborating entity \"de2_70_JTAG_UART_scfifo_w\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "the_de2_70_JTAG_UART_scfifo_w" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "wfifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699669089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669089 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699669089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699669147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699669147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699669160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699669160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699669173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699669173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699669233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699669233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699669294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699669294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699669356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699669356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525699669417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525699669417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_w:the_de2_70_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_JTAG_UART_scfifo_r de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_r:the_de2_70_JTAG_UART_scfifo_r " "Elaborating entity \"de2_70_JTAG_UART_scfifo_r\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|de2_70_JTAG_UART_scfifo_r:the_de2_70_JTAG_UART_scfifo_r\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "the_de2_70_JTAG_UART_scfifo_r" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|alt_jtag_atlantic:de2_70_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|alt_jtag_atlantic:de2_70_JTAG_UART_alt_jtag_atlantic\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "de2_70_JTAG_UART_alt_jtag_atlantic" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|alt_jtag_atlantic:de2_70_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|alt_jtag_atlantic:de2_70_JTAG_UART_alt_jtag_atlantic\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699669543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|alt_jtag_atlantic:de2_70_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"de2_70:NiosII\|de2_70_JTAG_UART:jtag_uart\|alt_jtag_atlantic:de2_70_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669543 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525699669543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cpu_instruction_master_translator de2_70:NiosII\|de2_70_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"de2_70_cpu_instruction_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cpu_instruction_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669551 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de2_70_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669553 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669553 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669553 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669553 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669553 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70:NiosII\|de2_70_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cpu_data_master_translator de2_70:NiosII\|de2_70_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"de2_70_cpu_data_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cpu_data_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669561 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de2_70_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669562 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669562 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669562 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669562 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669562 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70:NiosII\|de2_70_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cpu_jtag_debug_module_translator de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"de2_70_cpu_jtag_debug_module_translator\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669570 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669571 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669571 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669571 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669571 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669571 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669571 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669571 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669572 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669572 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669572 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669572 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_onchip_memory_s1_translator de2_70:NiosII\|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"de2_70_onchip_memory_s1_translator\" for hierarchy \"de2_70:NiosII\|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "onchip_memory_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669580 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669581 "|DE2_70_D5M|de2_70:NiosII|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669581 "|DE2_70_D5M|de2_70:NiosII|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669581 "|DE2_70_D5M|de2_70:NiosII|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669581 "|DE2_70_D5M|de2_70:NiosII|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669581 "|DE2_70_D5M|de2_70:NiosII|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669582 "|DE2_70_D5M|de2_70:NiosII|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read de2_70_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669582 "|DE2_70_D5M|de2_70:NiosII|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669582 "|DE2_70_D5M|de2_70:NiosII|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669582 "|DE2_70_D5M|de2_70:NiosII|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669582 "|DE2_70_D5M|de2_70:NiosII|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669582 "|DE2_70_D5M|de2_70:NiosII|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator de2_70:NiosII\|de2_70_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"de2_70_sdram_s1_translator\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator:sdram_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669589 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669591 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669591 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669591 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669591 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669591 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669591 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669591 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669591 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669591 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669591 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669592 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_av_config_avalon_av_config_slave_translator de2_70:NiosII\|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"de2_70_av_config_avalon_av_config_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "av_config_avalon_av_config_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669599 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_av_config_avalon_av_config_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_av_config_avalon_av_config_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_av_config_avalon_av_config_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_av_config_avalon_av_config_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(61): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_av_config_avalon_av_config_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_av_config_avalon_av_config_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_av_config_avalon_av_config_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_av_config_avalon_av_config_slave_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_av_config_avalon_av_config_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_av_config_avalon_av_config_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_av_config_avalon_av_config_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_av_config_avalon_av_config_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_av_config_avalon_av_config_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669601 "|DE2_70_D5M|de2_70:NiosII|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_av_config_avalon_av_config_slave_translator:av_config_avalon_av_config_slave_translator\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" "av_config_avalon_av_config_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_video_dma_avalon_dma_control_slave_translator de2_70:NiosII\|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator " "Elaborating entity \"de2_70_video_dma_avalon_dma_control_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_dma_avalon_dma_control_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669609 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_video_dma_avalon_dma_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669610 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_video_dma_avalon_dma_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669611 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_video_dma_avalon_dma_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669611 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_video_dma_avalon_dma_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669611 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_video_dma_avalon_dma_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669611 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_video_dma_avalon_dma_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669611 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_video_dma_avalon_dma_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669611 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_video_dma_avalon_dma_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669611 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_video_dma_avalon_dma_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669611 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_video_dma_avalon_dma_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669611 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_video_dma_avalon_dma_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669611 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_video_dma_avalon_dma_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669611 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator\|altera_merlin_slave_translator:video_dma_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_video_dma_avalon_dma_control_slave_translator:video_dma_avalon_dma_control_slave_translator\|altera_merlin_slave_translator:video_dma_avalon_dma_control_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" "video_dma_avalon_dma_control_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart_avalon_jtag_slave_translator de2_70:NiosII\|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"de2_70_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669626 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669627 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669627 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669627 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669627 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669628 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669628 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669628 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669628 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669628 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669628 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669628 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669628 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_video_dma_avalon_dma_master_translator de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator " "Elaborating entity \"de2_70_video_dma_avalon_dma_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_dma_avalon_dma_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 4194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669636 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdata de2_70_video_dma_avalon_dma_master_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(62): used implicit default value for signal \"av_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669638 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de2_70_video_dma_avalon_dma_master_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669638 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_video_dma_avalon_dma_master_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669638 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_video_dma_avalon_dma_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669638 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_video_dma_avalon_dma_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669638 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_video_dma_avalon_dma_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669638 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "video_dma_avalon_dma_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 4258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669646 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669647 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669647 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669647 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669647 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_pixel_buffer_avalon_ssram_slave_translator de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator " "Elaborating entity \"de2_70_pixel_buffer_avalon_ssram_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_avalon_ssram_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 4322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669655 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669657 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669657 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669657 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669657 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669657 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669657 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669657 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669657 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669657 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669657 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669657 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669658 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator\|altera_merlin_slave_translator:pixel_buffer_avalon_ssram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator\|altera_merlin_slave_translator:pixel_buffer_avalon_ssram_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "pixel_buffer_avalon_ssram_slave_translator" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent de2_70:NiosII\|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 4390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669667 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669669 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669669 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2_70:NiosII\|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent de2_70:NiosII\|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 4472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669678 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669680 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669680 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2_70:NiosII\|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 4554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669689 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669692 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 4637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669705 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669707 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669707 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669707 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669707 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669707 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669707 "|DE2_70_D5M|de2_70:NiosII|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator_avalon_universal_slave_0_agent de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 4806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669732 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669734 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 4889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669747 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669749 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669749 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669749 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669749 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669749 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669749 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669761 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669762 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669762 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669762 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669762 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669762 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669763 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669763 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669763 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669836 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669838 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669838 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" "video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669849 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669850 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669850 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" "video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669859 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669862 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd" "pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669876 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669878 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669878 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669878 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669878 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669878 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669878 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router de2_70:NiosII\|de2_70_addr_router:addr_router " "Elaborating entity \"de2_70_addr_router\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router:addr_router\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "addr_router" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_default_decode de2_70:NiosII\|de2_70_addr_router:addr_router\|de2_70_addr_router_default_decode:the_default_decode " "Elaborating entity \"de2_70_addr_router_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router:addr_router\|de2_70_addr_router_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_001 de2_70:NiosII\|de2_70_addr_router_001:addr_router_001 " "Elaborating entity \"de2_70_addr_router_001\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router_001:addr_router_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "addr_router_001" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_001_default_decode de2_70:NiosII\|de2_70_addr_router_001:addr_router_001\|de2_70_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"de2_70_addr_router_001_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router_001:addr_router_001\|de2_70_addr_router_001_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router de2_70:NiosII\|de2_70_id_router:id_router " "Elaborating entity \"de2_70_id_router\" for hierarchy \"de2_70:NiosII\|de2_70_id_router:id_router\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_default_decode de2_70:NiosII\|de2_70_id_router:id_router\|de2_70_id_router_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_id_router:id_router\|de2_70_id_router_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_002 de2_70:NiosII\|de2_70_id_router_002:id_router_002 " "Elaborating entity \"de2_70_id_router_002\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_002:id_router_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router_002" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_002_default_decode de2_70:NiosII\|de2_70_id_router_002:id_router_002\|de2_70_id_router_002_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_002_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_002:id_router_002\|de2_70_id_router_002_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_003 de2_70:NiosII\|de2_70_id_router_003:id_router_003 " "Elaborating entity \"de2_70_id_router_003\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_003:id_router_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router_003" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_003_default_decode de2_70:NiosII\|de2_70_id_router_003:id_router_003\|de2_70_id_router_003_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_003_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_003:id_router_003\|de2_70_id_router_003_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_002 de2_70:NiosII\|de2_70_addr_router_002:addr_router_002 " "Elaborating entity \"de2_70_addr_router_002\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router_002:addr_router_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "addr_router_002" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_002_default_decode de2_70:NiosII\|de2_70_addr_router_002:addr_router_002\|de2_70_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"de2_70_addr_router_002_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router_002:addr_router_002\|de2_70_addr_router_002_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_007 de2_70:NiosII\|de2_70_id_router_007:id_router_007 " "Elaborating entity \"de2_70_id_router_007\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_007:id_router_007\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router_007" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_007_default_decode de2_70:NiosII\|de2_70_id_router_007:id_router_007\|de2_70_id_router_007_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_007_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_007:id_router_007\|de2_70_id_router_007_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" "the_default_decode" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2_70:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2_70:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "burst_adapter" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 5973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de2_70:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de2_70:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rst_controller de2_70:NiosII\|de2_70_rst_controller:rst_controller " "Elaborating entity \"de2_70_rst_controller\" for hierarchy \"de2_70:NiosII\|de2_70_rst_controller:rst_controller\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rst_controller" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2_70:NiosII\|de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2_70:NiosII\|de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" "rst_controller" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2_70:NiosII\|de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2_70:NiosII\|de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rst_controller_001 de2_70:NiosII\|de2_70_rst_controller_001:rst_controller_001 " "Elaborating entity \"de2_70_rst_controller_001\" for hierarchy \"de2_70:NiosII\|de2_70_rst_controller_001:rst_controller_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rst_controller_001" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669966 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de2_70_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at de2_70_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525699669967 "|DE2_70_D5M|de2_70:NiosII|de2_70_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2_70:NiosII\|de2_70_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2_70:NiosII\|de2_70_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux de2_70:NiosII\|de2_70_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"de2_70_cmd_xbar_demux\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux_001 de2_70:NiosII\|de2_70_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"de2_70_cmd_xbar_demux_001\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux_001" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_mux de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"de2_70_cmd_xbar_mux\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_mux" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699669998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux de2_70:NiosII\|de2_70_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"de2_70_rsp_xbar_demux\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux_003 de2_70:NiosII\|de2_70_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"de2_70_rsp_xbar_demux_003\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux_003" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_mux de2_70:NiosII\|de2_70_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"de2_70_rsp_xbar_mux\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_mux" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70:NiosII\|de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70:NiosII\|de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_mux_001 de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"de2_70_rsp_xbar_mux_001\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_mux_001" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux_002 de2_70:NiosII\|de2_70_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"de2_70_cmd_xbar_demux_002\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux_002" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_mux_007 de2_70:NiosII\|de2_70_cmd_xbar_mux_007:cmd_xbar_mux_007 " "Elaborating entity \"de2_70_cmd_xbar_mux_007\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux_007:cmd_xbar_mux_007\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_mux_007" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux_007 de2_70:NiosII\|de2_70_rsp_xbar_demux_007:rsp_xbar_demux_007 " "Elaborating entity \"de2_70_rsp_xbar_demux_007\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_demux_007:rsp_xbar_demux_007\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux_007" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter de2_70:NiosII\|de2_70_width_adapter:width_adapter " "Elaborating entity \"de2_70_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter:width_adapter\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70:NiosII\|de2_70_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" "width_adapter" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_001 de2_70:NiosII\|de2_70_width_adapter_001:width_adapter_001 " "Elaborating entity \"de2_70_width_adapter_001\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_001:width_adapter_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_001" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70:NiosII\|de2_70_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_001.vhd" "width_adapter_001" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670086 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1525699670089 "|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525699670089 "|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525699670089 "|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1525699670089 "|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_002 de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002 " "Elaborating entity \"de2_70_width_adapter_002\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_002" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" "width_adapter_002" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_003 de2_70:NiosII\|de2_70_width_adapter_003:width_adapter_003 " "Elaborating entity \"de2_70_width_adapter_003\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_003:width_adapter_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_003" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70:NiosII\|de2_70_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" "width_adapter_003" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_irq_mapper de2_70:NiosII\|de2_70_irq_mapper:irq_mapper " "Elaborating entity \"de2_70_irq_mapper\" for hierarchy \"de2_70:NiosII\|de2_70_irq_mapper:irq_mapper\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "irq_mapper" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 6818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525699670118 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671257 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671257 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671257 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671257 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671258 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671258 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671269 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671269 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671269 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671269 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671270 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671270 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671281 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671281 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671281 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671281 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671281 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671282 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671315 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671316 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671316 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671316 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671316 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1525699671316 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1525699671408 "|DE2_70_D5M|de2_70:NiosII|de2_70_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|altsyncram_7i81:FIFOram\|q_b\[31\] " "Synthesized away node \"de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|altsyncram_7i81:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7i81.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_7i81.tdf" 967 2 0 } } { "db/a_dpfifo_q631.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_q631.tdf" 44 2 0 } } { "db/scfifo_7f31.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/scfifo_7f31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Scaler.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Scaler.v" 191 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3499 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 111 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699672299 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_7f31:auto_generated|a_dpfifo_q631:dpfifo|altsyncram_7i81:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[17\] " "Synthesized away node \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_3d81.tdf" 547 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 415 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3460 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 111 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699672299 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1525699672299 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1525699672299 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" 174 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3515 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 111 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699672300 "|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1525699672300 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1525699672300 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1525699674373 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1525699674373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1525699678070 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1525699678246 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1525699678246 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1525699678246 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1525699678246 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[15\] GND pin " "The pin \"GPIO_1\[15\]\" is fed by GND" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1525699678247 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1525699678247 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" 440 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" 354 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 3167 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 4133 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_SDRAM.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 348 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 3740 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_JTAG_UART.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/a_graycounter_f86.tdf" 37 2 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_CPU.v" 599 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1525699678358 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1525699678358 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699682956 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1525699682956 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADSP_N VCC " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADSP_N\" is stuck at VCC" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525699682956 "|DE2_70_D5M|DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADV_N VCC " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADV_N\" is stuck at VCC" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525699682956 "|DE2_70_D5M|DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_GW_N VCC " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_GW_N\" is stuck at VCC" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525699682956 "|DE2_70_D5M|DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_SYNC GND " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_SYNC\" is stuck at GND" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525699682956 "|DE2_70_D5M|DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE2_70_SDRAM_WIRE_CKE VCC " "Pin \"DE2_70_SDRAM_WIRE_CKE\" is stuck at VCC" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525699682956 "|DE2_70_D5M|DE2_70_SDRAM_WIRE_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525699682956 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "314 " "314 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1525699684965 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1525699685144 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1525699685144 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525699685214 "|DE2_70_D5M|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525699685214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Francisco/Desktop/DE2_70_D5M/output_files/DE2_70_D5M.map.smsg " "Generated suppressed messages file C:/Users/Francisco/Desktop/DE2_70_D5M/output_files/DE2_70_D5M.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1525699686055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525699687137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525699687137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5098 " "Implemented 5098 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525699687727 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525699687727 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "84 " "Implemented 84 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1525699687727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4673 " "Implemented 4673 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525699687727 ""} { "Info" "ICUT_CUT_TM_RAMS" "241 " "Implemented 241 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1525699687727 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1525699687727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525699687727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 267 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 267 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525699687841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 10:28:07 2018 " "Processing ended: Mon May 07 10:28:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525699687841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525699687841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525699687841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525699687841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525699689084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525699689085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 10:28:08 2018 " "Processing started: Mon May 07 10:28:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525699689085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525699689085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_D5M -c DE2_70_D5M " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_D5M -c DE2_70_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525699689085 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525699689174 ""}
{ "Info" "0" "" "Project  = DE2_70_D5M" {  } {  } 0 0 "Project  = DE2_70_D5M" 0 0 "Fitter" 0 0 1525699689174 ""}
{ "Info" "0" "" "Revision = DE2_70_D5M" {  } {  } 0 0 "Revision = DE2_70_D5M" 0 0 "Fitter" 0 0 1525699689175 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1525699689531 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_70_D5M EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"DE2_70_D5M\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525699689585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525699689615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525699689615 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 3674 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1525699689670 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 3675 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1525699689670 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk2 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 3676 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1525699689670 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 3674 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1525699689670 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525699689780 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525699689789 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525699690779 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 14537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525699690790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 14538 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525699690790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 14539 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525699690790 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525699690790 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525699690822 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 178 " "No exact pin location assignment(s) for 8 pins of 178 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[24\] " "Pin GPIO_1\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525699691088 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[25\] " "Pin GPIO_1\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525699691088 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[26\] " "Pin GPIO_1\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525699691088 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[27\] " "Pin GPIO_1\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525699691088 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[28\] " "Pin GPIO_1\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525699691088 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[29\] " "Pin GPIO_1\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525699691088 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[30\] " "Pin GPIO_1\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525699691088 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[31\] " "Pin GPIO_1\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525699691088 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1525699691088 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_12l1 " "Entity dcfifo_12l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525699691601 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1525699691601 ""}
{ "Info" "ISTA_SDC_FOUND" "QSYS/de2_70/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'QSYS/de2_70/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525699691716 ""}
{ "Info" "ISTA_SDC_FOUND" "QSYS/de2_70/synthesis/submodules/de2_70_CPU.sdc " "Reading SDC File: 'QSYS/de2_70/synthesis/submodules/de2_70_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525699691731 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525699691787 "|DE2_70_D5M|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IO_CLKINN1 " "Node: IO_CLKINN1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525699691787 "|DE2_70_D5M|IO_CLKINN1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691889 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691889 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691889 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1525699691889 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1525699691889 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691889 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691889 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1525699691889 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1525699691889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525699692245 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 3674 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525699692245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_4) " "Automatically promoted node de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525699692245 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 3674 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525699692245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_4) " "Automatically promoted node de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525699692245 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 3674 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525699692245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_CLKINN1 (placed in PIN AH14 (CLK14, LVDSCLK7n, Input)) " "Automatically promoted node IO_CLKINN1 (placed in PIN AH14 (CLK14, LVDSCLK7n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525699692245 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IO_CLKINN1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_CLKINN1" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_CLKINN1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525699692245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 5869 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525699692246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2_70:NiosII\|de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node de2_70:NiosII\|de2_70_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[9\] " "Destination node de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[9\]" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_o6b.tdf" 86 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_7f31:auto_generated|a_dpfifo_q631:dpfifo|cntr_o6b:wr_ptr|safe_q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 2014 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[8\] " "Destination node de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[8\]" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_o6b.tdf" 86 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_7f31:auto_generated|a_dpfifo_q631:dpfifo|cntr_o6b:wr_ptr|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 2016 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[7\] " "Destination node de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[7\]" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_o6b.tdf" 86 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_7f31:auto_generated|a_dpfifo_q631:dpfifo|cntr_o6b:wr_ptr|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 2018 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[6\] " "Destination node de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[6\]" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_o6b.tdf" 86 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_7f31:auto_generated|a_dpfifo_q631:dpfifo|cntr_o6b:wr_ptr|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 2020 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[5\] " "Destination node de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[5\]" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_o6b.tdf" 86 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_7f31:auto_generated|a_dpfifo_q631:dpfifo|cntr_o6b:wr_ptr|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 2022 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[4\] " "Destination node de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[4\]" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_o6b.tdf" 86 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_7f31:auto_generated|a_dpfifo_q631:dpfifo|cntr_o6b:wr_ptr|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 2024 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[3\] " "Destination node de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[3\]" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_o6b.tdf" 86 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_7f31:auto_generated|a_dpfifo_q631:dpfifo|cntr_o6b:wr_ptr|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 2026 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[2\] " "Destination node de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[2\]" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_o6b.tdf" 86 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_7f31:auto_generated|a_dpfifo_q631:dpfifo|cntr_o6b:wr_ptr|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 2028 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[1\] " "Destination node de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[1\]" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_o6b.tdf" 86 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_7f31:auto_generated|a_dpfifo_q631:dpfifo|cntr_o6b:wr_ptr|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 2030 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[0\] " "Destination node de2_70:NiosII\|de2_70_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_7f31:auto_generated\|a_dpfifo_q631:dpfifo\|cntr_o6b:wr_ptr\|counter_reg_bit4a\[0\]" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/cntr_o6b.tdf" 86 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_7f31:auto_generated|a_dpfifo_q631:dpfifo|cntr_o6b:wr_ptr|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 2032 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1525699692246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1525699692246 ""}  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 842 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525699692246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525699692247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 14525 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692247 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1525699692247 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 14270 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525699692247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\]  " "Automatically promoted node de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525699692248 ""}  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dffpipe_c2e.tdf" 31 9 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 5807 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525699692248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\]  " "Automatically promoted node de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525699692249 ""}  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/db/dffpipe_c2e.tdf" 31 9 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 3305 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525699692249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525699692249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 14404 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 14405 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 14526 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525699692249 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1525699692249 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 14163 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525699692249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2_70:NiosII\|de2_70_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node de2_70:NiosII\|de2_70_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525699692249 ""}  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2_70:NiosII|de2_70_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 7252 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525699692249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525699693077 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525699693087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525699693087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525699693098 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525699693727 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525699693727 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525699693737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525699693737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525699693746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525699694458 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "69 I/O " "Packed 69 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1525699694469 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1525699694469 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525699694469 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 0 8 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1525699694504 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1525699694504 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1525699694504 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 40 45 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525699694506 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525699694506 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 12 60 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525699694506 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 23 51 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525699694506 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 24 61 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525699694506 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 79 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  79 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525699694506 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 34 40 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525699694506 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 36 36 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525699694506 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1525699694506 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1525699694506 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll clk\[0\] DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_CLK " "PLL \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[0\] feeds output pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 163 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3306 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 111 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 29 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1525699694585 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll clk\[1\] DE2_70_SDRAM_CLK " "PLL \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[1\] feeds output pin \"DE2_70_SDRAM_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 163 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3306 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 111 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1525699694585 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll clk\[2\] DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_CLK " "PLL \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[2\] feeds output pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 163 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/QSYS/de2_70/synthesis/de2_70.vhd" 3306 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 111 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 30 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1525699694585 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525699694682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525699697896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525699700434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525699700479 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525699702243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525699702243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525699703162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X36_Y26 X47_Y38 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } { { "loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} 36 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1525699706557 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525699706557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525699707198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1525699707202 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1525699707202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525699707202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1525699707388 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525699707400 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "175 " "Found 175 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[0\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[1\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[2\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[3\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[4\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[5\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[6\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[7\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[8\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[9\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[10\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[11\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[12\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[13\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[14\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[15\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[16\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[17\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[18\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[19\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[20\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[21\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[22\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[23\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[24\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[25\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[26\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[27\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[28\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[29\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[30\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[31\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[0\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[1\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[2\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[3\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[0\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[1\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[2\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[3\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[4\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[5\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[6\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[7\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[8\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[9\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[10\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[11\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[12\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[13\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[14\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQ\[15\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[0\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[1\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[2\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707506 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[3\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[4\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[5\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[6\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[7\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[8\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[9\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[10\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[11\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[12\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[13\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[14\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[15\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[16\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[17\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[18\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADSC_N 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADSC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADSP_N 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADSP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADV_N 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_ADV_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_BE_N\[0\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_BE_N\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_BE_N\[1\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_BE_N\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_BE_N\[2\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_BE_N\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_BE_N\[3\] 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_BE_N\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_CE1_N 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_CE1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_CE2 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_CE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_CE3_N 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_CE3_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_GW_N 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_GW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_OE_N 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_WE_N 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_CLK 0 " "Pin \"DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_CLK 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_HS 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_VS 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_BLANK 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_SYNC 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[0\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[1\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[2\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[3\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[4\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[5\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[6\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[7\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[8\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[9\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[0\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[1\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[2\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[3\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[4\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[5\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[6\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[7\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[8\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[9\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[0\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[1\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[2\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[3\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[4\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[5\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[6\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[7\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[8\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[9\] 0 " "Pin \"DE2_70_VGA_CONTROLLER_EXTERNAL_INTERFACE_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_CLK 0 " "Pin \"DE2_70_SDRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[0\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[1\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[2\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[3\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[4\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[5\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[6\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[7\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[8\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[9\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[10\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[11\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_ADDR\[12\] 0 " "Pin \"DE2_70_SDRAM_WIRE_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_BA\[0\] 0 " "Pin \"DE2_70_SDRAM_WIRE_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_BA\[1\] 0 " "Pin \"DE2_70_SDRAM_WIRE_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_CAS_N 0 " "Pin \"DE2_70_SDRAM_WIRE_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_CKE 0 " "Pin \"DE2_70_SDRAM_WIRE_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_CS_N 0 " "Pin \"DE2_70_SDRAM_WIRE_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQM\[0\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_DQM\[1\] 0 " "Pin \"DE2_70_SDRAM_WIRE_DQM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_RAS_N 0 " "Pin \"DE2_70_SDRAM_WIRE_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DE2_70_SDRAM_WIRE_WE_N 0 " "Pin \"DE2_70_SDRAM_WIRE_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525699707507 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1525699707506 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525699708770 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525699709178 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525699710573 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525699711292 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525699711377 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525699711611 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[0\] a permanently disabled " "Pin DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[0\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[1\] a permanently disabled " "Pin DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[1\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[2\] a permanently disabled " "Pin DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[2\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[3\] a permanently disabled " "Pin DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA\[3\]" } } } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_70_PIXEL_BUFFER_EXTERNAL_INTERFACE_DPA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Francisco/Desktop/DE2_70_D5M/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1525699711614 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1525699711614 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1525699711618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Francisco/Desktop/DE2_70_D5M/output_files/DE2_70_D5M.fit.smsg " "Generated suppressed messages file C:/Users/Francisco/Desktop/DE2_70_D5M/output_files/DE2_70_D5M.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525699712117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525699713378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 10:28:33 2018 " "Processing ended: Mon May 07 10:28:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525699713378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525699713378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525699713378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525699713378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525699714351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525699714352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 10:28:34 2018 " "Processing started: Mon May 07 10:28:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525699714352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525699714352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_70_D5M -c DE2_70_D5M " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_70_D5M -c DE2_70_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525699714352 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525699716997 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525699717094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525699717978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 10:28:37 2018 " "Processing ended: Mon May 07 10:28:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525699717978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525699717978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525699717978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525699717978 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525699718599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525699719119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525699719120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 10:28:38 2018 " "Processing started: Mon May 07 10:28:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525699719120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525699719120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_70_D5M -c DE2_70_D5M " "Command: quartus_sta DE2_70_D5M -c DE2_70_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525699719120 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1525699719212 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525699719568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525699719604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525699719604 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_12l1 " "Entity dcfifo_12l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525699720015 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1525699720015 ""}
{ "Info" "ISTA_SDC_FOUND" "QSYS/de2_70/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'QSYS/de2_70/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1525699720087 ""}
{ "Info" "ISTA_SDC_FOUND" "QSYS/de2_70/synthesis/submodules/de2_70_CPU.sdc " "Reading SDC File: 'QSYS/de2_70/synthesis/submodules/de2_70_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1525699720104 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1525699720138 "|DE2_70_D5M|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IO_CLKINN1 " "Node: IO_CLKINN1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1525699720138 "|DE2_70_D5M|IO_CLKINN1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720199 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720199 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720199 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720199 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1525699720200 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1525699720218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525699720219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525699720224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525699720225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525699720227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525699720229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525699720230 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525699720267 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1525699720269 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1525699720433 "|DE2_70_D5M|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IO_CLKINN1 " "Node: IO_CLKINN1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1525699720433 "|DE2_70_D5M|IO_CLKINN1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720448 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720448 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720448 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525699720451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525699720453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525699720456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525699720457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525699720459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525699720459 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525699720467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525699720490 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525699720491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525699720617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 10:28:40 2018 " "Processing ended: Mon May 07 10:28:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525699720617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525699720617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525699720617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525699720617 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 297 s " "Quartus II Full Compilation was successful. 0 errors, 297 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525699721278 ""}
