Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Apr 16 16:55:01 2019
| Host         : ECE-BSN213-03 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file adder_control_sets_placed.rpt
| Design       : adder
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+--------------------------+------------------+------------------+----------------+
|  Clock Signal |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+--------------------------+------------------+------------------+----------------+
|  ck_IBUF_BUFG | ctrl/E[1]                |                  |                1 |              2 |
|  ck_IBUF_BUFG |                          |                  |                1 |              4 |
|  ck_IBUF_BUFG | ctrl/E[0]                |                  |                1 |              6 |
|  ck_IBUF_BUFG | s_adder/count[2]_i_1_n_0 | ctrl/E[1]        |                3 |             12 |
+---------------+--------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 12     |                     1 |
+--------+-----------------------+


