#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 30 20:54:19 2020
# Process ID: 17808
# Current directory: F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1
# Command line: vivado.exe -log udp_transmit_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source udp_transmit_test.tcl
# Log file: F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/udp_transmit_test.vds
# Journal file: F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source udp_transmit_test.tcl -notrace
Command: synth_design -top udp_transmit_test -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1081.023 ; gain = 232.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'udp_transmit_test' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v:3]
	Parameter WAIT_UDP_DATA bound to: 2'b00 
	Parameter WAIT_ACK bound to: 2'b01 
	Parameter SEND_UDP_DATA bound to: 2'b10 
	Parameter DELAY bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (1#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v:4]
	Parameter INITIALISE bound to: 1'b1 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDPE' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (2#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' (3#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:73]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (4#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (5#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (6#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (7#1) [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:71]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (8#1) [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:73]
INFO: [Synth 8-638] synthesizing module 'udp_packet_fifo' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/udp_packet_fifo/synth/udp_packet_fifo.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4095 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4094 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/udp_packet_fifo/synth/udp_packet_fifo.vhd:544]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (9#1) [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (10#1) [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (22#1) [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_fifo' (38#1) [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/udp_packet_fifo/synth/udp_packet_fifo.vhd:74]
INFO: [Synth 8-226] default block is never used [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v:199]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_protocol_stack' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_ip_protocol_stack.v:3]
	Parameter LOCAL_PORT_NUM bound to: 16'b1111000000000000 
	Parameter LOCAL_IP_ADDRESS bound to: -1062729215 - type: integer 
	Parameter LOCAL_MAC_ADDRESS bound to: 48'b000000010010001101000101011001111000100110101011 
	Parameter CRC_CHECK_EN bound to: 1'b1 
	Parameter CRC_GEN_EN bound to: 1'b1 
	Parameter INTER_FRAME_GAP bound to: 4'b1100 
INFO: [Synth 8-6157] synthesizing module 'udp_layer' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_layer.v:3]
	Parameter LOCAL_PORT_NUM bound to: 16'b1111000000000000 
INFO: [Synth 8-6157] synthesizing module 'udp_send' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_send.v:3]
	Parameter LOCAL_PORT_NUM bound to: 16'b1111000000000000 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_ACK bound to: 2'b01 
	Parameter SEND_UDP_HEADER bound to: 2'b10 
	Parameter SEND_UDP_PACKET bound to: 2'b11 
	Parameter CHECKSUM bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'shift' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift/synth/shift.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_14' declared at 'f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift_mac/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_14' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift/synth/shift.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'shift' (42#1) [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift/synth/shift.vhd:68]
INFO: [Synth 8-226] default block is never used [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_send.v:74]
INFO: [Synth 8-6155] done synthesizing module 'udp_send' (43#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_send.v:3]
INFO: [Synth 8-6157] synthesizing module 'udp_receive' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_receive.v:3]
WARNING: [Synth 8-6014] Unused sequential element udp_dest_port_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_receive.v:29]
INFO: [Synth 8-6155] done synthesizing module 'udp_receive' (44#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_receive.v:3]
INFO: [Synth 8-6155] done synthesizing module 'udp_layer' (45#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_layer.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_layer' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_layer.v:3]
	Parameter LOCAL_IP_ADDRESS bound to: -1062729215 - type: integer 
	Parameter VERSION bound to: 4'b0100 
	Parameter IHL bound to: 4'b0101 
	Parameter TOS bound to: 8'b00000000 
	Parameter ID_BASE bound to: 16'b0000000000000000 
	Parameter FLAG bound to: 3'b010 
	Parameter FRAGMENT_OFFSET bound to: 13'b0000000000000 
INFO: [Synth 8-638] synthesizing module 'echo_data_fifo' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/echo_data_fifo/synth/echo_data_fifo.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 2047 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 2046 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/echo_data_fifo/synth/echo_data_fifo.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (45#1) [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'echo_data_fifo' (46#1) [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/echo_data_fifo/synth/echo_data_fifo.vhd:73]
INFO: [Synth 8-6157] synthesizing module 'ip_send' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_send.v:3]
	Parameter VERSION bound to: 4'b0100 
	Parameter IHL bound to: 4'b0101 
	Parameter TOS bound to: 8'b00000000 
	Parameter ID_BASE bound to: 16'b0000000000000000 
	Parameter FLAG bound to: 3'b010 
	Parameter FRAGMENT_OFFSET bound to: 13'b0000000000000 
	Parameter LOCAL_IP_ADDRESS bound to: -1062729215 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter WAIT_ACK bound to: 3'b001 
	Parameter SEND_IP_HEADER bound to: 3'b010 
	Parameter SEND_UDP_PACKET bound to: 3'b011 
	Parameter SEND_ICMP_PACKET bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'shift_ip' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift_ip/synth/shift_ip.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 20 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_14' declared at 'f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift_mac/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_14' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift_ip/synth/shift_ip.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'shift_ip' (47#1) [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift_ip/synth/shift_ip.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'icmp_packet_send' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_send.v:3]
	Parameter WAIT_ICMP_PACKET bound to: 2'b00 
	Parameter WAIT_PACKET_SEND bound to: 2'b01 
	Parameter SEND_PACKET bound to: 2'b10 
	Parameter PING_REPLY_TYPE bound to: 8'b00000000 
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_send.v:74]
INFO: [Synth 8-6155] done synthesizing module 'icmp_packet_send' (48#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_send.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_send.v:140]
INFO: [Synth 8-6155] done synthesizing module 'ip_send' (49#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_send.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_receive' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:3]
	Parameter LOCAL_IP_ADDRESS bound to: -1062729215 - type: integer 
	Parameter WAIT_IP_PACKET bound to: 2'b00 
	Parameter RECORD_IP_HEADER bound to: 2'b01 
	Parameter OUTPUT_UDP_PACKET bound to: 2'b10 
	Parameter WAIT_PACKET_END bound to: 2'b11 
	Parameter UDP_TYPE bound to: 8'b00010001 
	Parameter ICMP_TYPE bound to: 8'b00000001 
INFO: [Synth 8-6157] synthesizing module 'ip_header_checksum_check' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_header_checksum_check.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ip_header_checksum_check' (50#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_header_checksum_check.v:3]
INFO: [Synth 8-6157] synthesizing module 'icmp_packet_process' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_process.v:3]
	Parameter RECORD_ICMP_HEADER bound to: 0 - type: integer 
	Parameter WAIT_PACKET_END bound to: 1 - type: integer 
	Parameter PING_REQUEST bound to: 8'b00001000 
WARNING: [Synth 8-6014] Unused sequential element checksum_correct_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_process.v:47]
INFO: [Synth 8-6155] done synthesizing module 'icmp_packet_process' (51#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_process.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:113]
WARNING: [Synth 8-6014] Unused sequential element ip_version_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:82]
WARNING: [Synth 8-6014] Unused sequential element ip_header_length_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:83]
WARNING: [Synth 8-6014] Unused sequential element ip_tos_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:84]
WARNING: [Synth 8-6014] Unused sequential element ip_packet_length_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:85]
WARNING: [Synth 8-6014] Unused sequential element ip_packet_id_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:86]
WARNING: [Synth 8-6014] Unused sequential element ip_packet_flag_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:87]
WARNING: [Synth 8-6014] Unused sequential element ip_fragment_offset_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:88]
WARNING: [Synth 8-6014] Unused sequential element ip_packet_ttl_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:89]
WARNING: [Synth 8-6014] Unused sequential element ip_header_checksum_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:91]
INFO: [Synth 8-6155] done synthesizing module 'ip_receive' (52#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ip_layer' (53#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/ip_layer.v:3]
INFO: [Synth 8-6157] synthesizing module 'arp_layer' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_layer.v:3]
	Parameter LOCAL_IP_ADDRESS bound to: -1062729215 - type: integer 
	Parameter LOCAL_MAC_ADDRESS bound to: 48'b000000010010001101000101011001111000100110101011 
INFO: [Synth 8-6157] synthesizing module 'arp_send' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_send.v:3]
	Parameter LOCAL_IP_ADDRESS bound to: -1062729215 - type: integer 
	Parameter LOCAL_MAC_ADDRESS bound to: 48'b000000010010001101000101011001111000100110101011 
	Parameter ARP_REQUEST bound to: 16'b0000000000000001 
	Parameter ARP_REPLY bound to: 16'b0000000000000010 
	Parameter HTYPE bound to: 16'b0000000000000001 
	Parameter PTYPE bound to: 16'b0000100000000000 
	Parameter HLEN bound to: 8'b00000110 
	Parameter PLEN bound to: 8'b00000100 
	Parameter WAITE_BUFFER_READY bound to: 1'b0 
	Parameter SEND_ARP_PACKET bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'arp_send' (54#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_send.v:3]
INFO: [Synth 8-6157] synthesizing module 'arp_receive' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v:3]
	Parameter LOCAL_IP_ADDRESS bound to: -1062729215 - type: integer 
	Parameter ARP_REQUEST bound to: 16'b0000000000000001 
	Parameter ARP_REPLY bound to: 16'b0000000000000010 
	Parameter READ_ARP_PACKET bound to: 2'b00 
	Parameter CHECK_ARP_TYPE bound to: 2'b01 
	Parameter CLEAR_REQUEST bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v:61]
WARNING: [Synth 8-6014] Unused sequential element HTYPE_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v:42]
WARNING: [Synth 8-6014] Unused sequential element PTYPE_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v:43]
WARNING: [Synth 8-6014] Unused sequential element HLEN_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v:44]
WARNING: [Synth 8-6014] Unused sequential element PLEN_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v:45]
WARNING: [Synth 8-6014] Unused sequential element THA_reg was removed.  [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v:49]
INFO: [Synth 8-6155] done synthesizing module 'arp_receive' (55#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v:3]
INFO: [Synth 8-6157] synthesizing module 'mac_cache' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_cache.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mac_cache' (56#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_cache.v:3]
INFO: [Synth 8-6155] done synthesizing module 'arp_layer' (57#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/arp_layer.v:3]
INFO: [Synth 8-6157] synthesizing module 'send_buffer' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/send_buffer.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter CHECK_MAC_CACHE bound to: 3'b001 
	Parameter WAIT_ARP_REPLY bound to: 3'b010 
	Parameter WAIT_ARP_PACKET bound to: 3'b011 
	Parameter WAIT_IP_PACKET bound to: 3'b100 
	Parameter SEND_ARP_PACKET bound to: 3'b101 
	Parameter SEND_IP_PACKET bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/send_buffer.v:65]
INFO: [Synth 8-6155] done synthesizing module 'send_buffer' (58#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/send_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'receive_buffer' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/receive_buffer.v:3]
	Parameter ARP_TYPE bound to: 16'b0000100000000110 
	Parameter IP_TYPE bound to: 16'b0000100000000000 
INFO: [Synth 8-6155] done synthesizing module 'receive_buffer' (59#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/receive_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'mac_layer' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_layer.v:3]
	Parameter LOCAL_MAC_ADDRESS bound to: 48'b000000010010001101000101011001111000100110101011 
	Parameter CRC_CHECK_EN bound to: 1'b1 
	Parameter CRC_GEN_EN bound to: 1'b1 
	Parameter INTER_FRAME_GAP bound to: 4'b1100 
INFO: [Synth 8-6157] synthesizing module 'mac_send' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send.v:3]
	Parameter LOCAL_MAC_ADDRESS bound to: 48'b000000010010001101000101011001111000100110101011 
	Parameter IFG bound to: 4'b1100 
	Parameter WAIT_DATA_PACKET bound to: 0 - type: integer 
	Parameter WRITE_FIFO bound to: 2'b01 
	Parameter RECORD_DATA_PACKET_LENGTH bound to: 2'b10 
	Parameter READ_DATA_PACKET_LENGTH bound to: 3'b001 
	Parameter READ_DATA_PACKET bound to: 3'b010 
	Parameter WAIT_CRC_TRANS_DONE bound to: 3'b011 
	Parameter ADD_IFG bound to: 3'b100 
	Parameter WAIT_PAUSE_END bound to: 3'b101 
	Parameter IP_PACKET bound to: 16'b0000100000000000 
	Parameter ARP_PACKET bound to: 16'b0000100000000110 
	Parameter SEND_PAUSE_THRESHOLD bound to: 12'b100111000100 
INFO: [Synth 8-638] synthesizing module 'MAC_send_fifo' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/MAC_send_fifo/synth/MAC_send_fifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4095 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4094 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/MAC_send_fifo/synth/MAC_send_fifo.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'MAC_send_fifo' (61#1) [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/MAC_send_fifo/synth/MAC_send_fifo.vhd:75]
INFO: [Synth 8-638] synthesizing module 'mac_tx_frame_info_fifo' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_tx_frame_info_fifo/synth/mac_tx_frame_info_fifo.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 75 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 75 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 127 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 126 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_tx_frame_info_fifo/synth/mac_tx_frame_info_fifo.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized4' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized4' (61#1) [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'mac_tx_frame_info_fifo' (62#1) [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_tx_frame_info_fifo/synth/mac_tx_frame_info_fifo.vhd:73]
INFO: [Synth 8-638] synthesizing module 'shift_mac' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift_mac/synth/shift_mac.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 22 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_14' declared at 'f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift_mac/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_14' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift_mac/synth/shift_mac.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'shift_mac' (63#1) [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/shift_mac/synth/shift_mac.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'CRC32_generation' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_generation.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CRC32_generation' (64#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_generation.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send.v:135]
INFO: [Synth 8-6157] synthesizing module 'mac_send_flow_control' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send_flow_control.v:3]
	Parameter WAIT_PAUSE_FRAME bound to: 2'b00 
	Parameter WAIT_CURRENT_SEND_DONE bound to: 2'b01 
	Parameter MAC_SEND_PAUSE bound to: 2'b10 
	Parameter ADD_IFG bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send_flow_control.v:36]
INFO: [Synth 8-6155] done synthesizing module 'mac_send_flow_control' (65#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send_flow_control.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send.v:224]
INFO: [Synth 8-6155] done synthesizing module 'mac_send' (66#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send.v:3]
INFO: [Synth 8-6157] synthesizing module 'mac_receive' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v:3]
	Parameter LOCAL_MAC_ADDRESS bound to: 48'b000000010010001101000101011001111000100110101011 
	Parameter WAIT_SFD bound to: 3'b000 
	Parameter CHECK_MAC_HEADER bound to: 3'b001 
	Parameter WRITE_FIFO bound to: 3'b010 
	Parameter RECORD_FRAME_LENGTH bound to: 3'b011 
	Parameter WAIT_FRAME_END bound to: 3'b100 
	Parameter WAIT_MAC_FRAME bound to: 0 - type: integer 
	Parameter READ_MAC_FRAME_DATA_LENGTH bound to: 1 - type: integer 
	Parameter READ_MAC_FRAME_DATA bound to: 2 - type: integer 
	Parameter ARP_TYPE bound to: 16'b0000100000000110 
	Parameter IP_TYPE bound to: 16'b0000100000000000 
	Parameter MAC_CONTROL_TYPE bound to: 16'b1000100000001000 
INFO: [Synth 8-638] synthesizing module 'mac_receive_fifo' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_receive_fifo/synth/mac_receive_fifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4095 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4094 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_receive_fifo/synth/mac_receive_fifo.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'mac_receive_fifo' (67#1) [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_receive_fifo/synth/mac_receive_fifo.vhd:75]
INFO: [Synth 8-638] synthesizing module 'mac_frame_length_fifo' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/synth/mac_frame_length_fifo.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 27 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 27 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 127 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 126 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/synth/mac_frame_length_fifo.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'mac_frame_length_fifo' (68#1) [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/synth/mac_frame_length_fifo.vhd:73]
INFO: [Synth 8-6157] synthesizing module 'CRC32_check' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_check.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CRC32_check' (69#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_check.v:3]
INFO: [Synth 8-6157] synthesizing module 'mac_control_frame_process' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_control_frame_process.v:3]
	Parameter READ_FRAME bound to: 0 - type: integer 
	Parameter WAIT_FRAME_END bound to: 1 - type: integer 
	Parameter PAUSE_FRAME bound to: 16'b0000000000000001 
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_control_frame_process.v:39]
INFO: [Synth 8-6155] done synthesizing module 'mac_control_frame_process' (70#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_control_frame_process.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v:194]
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v:326]
INFO: [Synth 8-6155] done synthesizing module 'mac_receive' (71#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mac_layer' (72#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_layer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_protocol_stack' (73#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_ip_protocol_stack.v:3]
INFO: [Synth 8-6157] synthesizing module 'rgmii_send' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/rgmii_send.v:3]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (74#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (75#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_send' (76#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/rgmii_send.v:3]
INFO: [Synth 8-6157] synthesizing module 'rgmii_receive' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/rgmii_receive.v:3]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (77#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (78#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (79#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_receive' (80#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/rgmii_receive.v:3]
INFO: [Synth 8-6155] done synthesizing module 'udp_transmit_test' (81#1) [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v:3]
WARNING: [Synth 8-3331] design rgmii_receive has unconnected port reset
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port VALID_I
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port OVERFLOW_I
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port WR_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port WR_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port WR_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port WR_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port WR_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port WR_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port WR_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port WR_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port RD_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port RD_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port RD_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port RD_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port RD_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port RD_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design output_blk__parameterized3 has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr__parameterized1 has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_fwft has unconnected port SRST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RAM_ALMOST_EMPTY
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port SRST
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[6]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr__parameterized1 has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port WR_PNTR_PLUS1_RD[6]
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized1 has unconnected port WR_PNTR_PLUS1_RD[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 1733.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/mac_frame_length_fifo.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/mac_frame_length_fifo.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_receive_fifo/mac_receive_fifo.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_receive_fifo/mac_receive_fifo.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_tx_frame_info_fifo/mac_tx_frame_info_fifo.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_tx_frame_info_fifo/mac_tx_frame_info_fifo.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/MAC_send_fifo/MAC_send_fifo.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/MAC_send_fifo/MAC_send_fifo.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/echo_data_fifo/echo_data_fifo.xdc] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/echo_data_fifo/echo_data_fifo.xdc] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/udp_packet_fifo/udp_packet_fifo.xdc] for cell 'udp_packet_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/udp_packet_fifo/udp_packet_fifo.xdc] for cell 'udp_packet_fifo/U0'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/udp_transmit_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/udp_transmit_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/constrs_1/new/udp_ip.xdc]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/constrs_1/new/udp_ip.xdc:90]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/constrs_1/new/udp_ip.xdc:91]
Finished Parsing XDC File [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/constrs_1/new/udp_ip.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/constrs_1/new/udp_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/udp_transmit_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/udp_transmit_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/udp_transmit_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/udp_transmit_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/mac_frame_length_fifo_clocks.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_frame_length_fifo/mac_frame_length_fifo_clocks.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_receive_fifo/mac_receive_fifo_clocks.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_receive_fifo/mac_receive_fifo_clocks.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_tx_frame_info_fifo/mac_tx_frame_info_fifo_clocks.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/mac_tx_frame_info_fifo/mac_tx_frame_info_fifo_clocks.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/MAC_send_fifo/MAC_send_fifo_clocks.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/MAC_send_fifo/MAC_send_fifo_clocks.xdc] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/echo_data_fifo/echo_data_fifo_clocks.xdc] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/echo_data_fifo/echo_data_fifo_clocks.xdc] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0'
Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/udp_packet_fifo/udp_packet_fifo_clocks.xdc] for cell 'udp_packet_fifo/U0'
Finished Parsing XDC File [f:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/ip/udp_packet_fifo/udp_packet_fifo_clocks.xdc] for cell 'udp_packet_fifo/U0'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/udp_transmit_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/udp_transmit_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/udp_transmit_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/udp_transmit_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1733.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1733.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0. (constraint file  F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0. (constraint file  F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0. (constraint file  F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0. (constraint file  F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0. (constraint file  F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for udp_packet_fifo/U0. (constraint file  F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for clk_wiz_0/inst. (constraint file  F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/mac_shift_register. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_packet_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_packet_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_packet_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_packet_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_packet_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_packet_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_packet_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/max_send_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_send_module/mac_tx_frame_info_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_receive_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_frame_length_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'udp_send'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'udp_send'
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'udp_receive'
INFO: [Synth 8-5544] ROM "app_data_out_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "udp_source_port" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "udp_packet_length" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_data_length" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cnt1_reg' in module 'icmp_packet_send'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'icmp_packet_send'
INFO: [Synth 8-5544] ROM "cnt1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_packet_data_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ping_echo_data_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'ip_send'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'ip_send'
INFO: [Synth 8-5546] ROM "icmp_packet_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_header_checksum_check'
INFO: [Synth 8-802] inferred FSM for state register 'checksum_state_reg' in module 'icmp_packet_process'
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'icmp_packet_process'
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "type" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checksum" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_request_id" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_request_sq_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ping_echo_data_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'ip_receive'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'ip_receive'
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_packet_protocol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_dst_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_packet_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'arp_receive'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'arp_receive'
INFO: [Synth 8-5546] ROM "STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TPA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SHA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OPER" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cnt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'send_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'mac_send_flow_control'
INFO: [Synth 8-4471] merging register 'read_fifo_en_reg' into 'transmission_begin_reg' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send.v:80]
INFO: [Synth 8-802] inferred FSM for state register 'WRITE_FIFO_STATE_reg' in module 'mac_send'
INFO: [Synth 8-802] inferred FSM for state register 'READ_FIFO_STATE_reg' in module 'mac_send'
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'mac_send'
INFO: [Synth 8-5546] ROM "mac_data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bufcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CRC_begin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'mac_control_frame_process'
INFO: [Synth 8-5544] ROM "opcode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_time" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'fifo_read_en_reg' into 'mac_rx_data_valid_reg' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v:123]
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'mac_receive'
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'mac_receive'
INFO: [Synth 8-802] inferred FSM for state register 'READ_FIFO_STATE_reg' in module 'mac_receive'
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dst_mac_address" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src_mac_address" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_type_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'app_tx_data_valid_reg' into 'app_tx_data_read_reg' [F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v:194]
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'udp_transmit_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              000 |                             0000
                 iSTATE6 |                              001 |                             0001
                  iSTATE |                              010 |                             0010
                 iSTATE0 |                              011 |                             0011
                 iSTATE1 |                              100 |                             0100
                 iSTATE2 |                              101 |                             0101
                 iSTATE3 |                              110 |                             0110
                 iSTATE4 |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'udp_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                WAIT_ACK |                               01 |                               01
         SEND_UDP_HEADER |                               10 |                               10
         SEND_UDP_PACKET |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'udp_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                      00000000001 |                             0000
                 iSTATE3 |                      00000000010 |                             0001
                 iSTATE1 |                      00000000100 |                             0010
                  iSTATE |                      00000001000 |                             0011
                 iSTATE0 |                      00000010000 |                             0100
                 iSTATE9 |                      00000100000 |                             0101
                 iSTATE8 |                      00001000000 |                             0110
                 iSTATE5 |                      00010000000 |                             0111
                 iSTATE7 |                      00100000000 |                             1000
                 iSTATE6 |                      01000000000 |                             1001
                 iSTATE2 |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'one-hot' in module 'udp_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                        000000001 |                             0000
                 iSTATE2 |                        000000010 |                             0001
                 iSTATE1 |                        000000100 |                             0010
                  iSTATE |                        000001000 |                             0011
                 iSTATE0 |                        000010000 |                             0100
                 iSTATE7 |                        000100000 |                             0101
                 iSTATE6 |                        001000000 |                             0110
                 iSTATE4 |                        010000000 |                             0111
                 iSTATE5 |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt1_reg' using encoding 'one-hot' in module 'icmp_packet_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_ICMP_PACKET |                               00 |                               00
        WAIT_PACKET_SEND |                               01 |                               01
             SEND_PACKET |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'icmp_packet_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |             00000000000000000001 |                            00000
                 iSTATE8 |             00000000000000000010 |                            00001
                 iSTATE6 |             00000000000000000100 |                            00010
                 iSTATE4 |             00000000000000001000 |                            00011
                iSTATE17 |             00000000000000010000 |                            00100
                iSTATE16 |             00000000000000100000 |                            00101
                iSTATE13 |             00000000000001000000 |                            00110
                iSTATE12 |             00000000000010000000 |                            00111
                iSTATE15 |             00000000000100000000 |                            01000
                iSTATE14 |             00000000001000000000 |                            01001
                iSTATE11 |             00000000010000000000 |                            01010
                 iSTATE9 |             00000000100000000000 |                            01011
                 iSTATE1 |             00000001000000000000 |                            01100
                 iSTATE0 |             00000010000000000000 |                            01101
                  iSTATE |             00000100000000000000 |                            01110
                iSTATE18 |             00001000000000000000 |                            01111
                 iSTATE7 |             00010000000000000000 |                            10000
                 iSTATE5 |             00100000000000000000 |                            10001
                 iSTATE3 |             01000000000000000000 |                            10010
                 iSTATE2 |             10000000000000000000 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'one-hot' in module 'ip_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                WAIT_ACK |                              001 |                              001
          SEND_IP_HEADER |                              010 |                              010
        SEND_ICMP_PACKET |                              011 |                              100
         SEND_UDP_PACKET |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'ip_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ip_header_checksum_check'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE4 |                             0111 |                             0111
                 iSTATE6 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'icmp_packet_process'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'checksum_state_reg' using encoding 'sequential' in module 'icmp_packet_process'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE9 |              0000000000000000001 |                            00000
                 iSTATE7 |              0000000000000000010 |                            00001
                 iSTATE5 |              0000000000000000100 |                            00010
                 iSTATE3 |              0000000000000001000 |                            00011
                iSTATE16 |              0000000000000010000 |                            00100
                iSTATE15 |              0000000000000100000 |                            00101
                iSTATE12 |              0000000000001000000 |                            00110
                iSTATE11 |              0000000000010000000 |                            00111
                iSTATE14 |              0000000000100000000 |                            01000
                iSTATE13 |              0000000001000000000 |                            01001
                iSTATE10 |              0000000010000000000 |                            01010
                 iSTATE8 |              0000000100000000000 |                            01011
                 iSTATE1 |              0000001000000000000 |                            01100
                 iSTATE0 |              0000010000000000000 |                            01101
                  iSTATE |              0000100000000000000 |                            01110
                iSTATE17 |              0001000000000000000 |                            01111
                 iSTATE6 |              0010000000000000000 |                            10000
                 iSTATE4 |              0100000000000000000 |                            10001
                 iSTATE2 |              1000000000000000000 |                            10010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'one-hot' in module 'ip_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_IP_PACKET |                               00 |                               00
        RECORD_IP_HEADER |                               01 |                               01
         WAIT_PACKET_END |                               10 |                               11
       OUTPUT_UDP_PACKET |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'ip_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE14 |                            00000 |                            00000
                iSTATE10 |                            00001 |                            00001
                 iSTATE6 |                            00010 |                            00010
                 iSTATE4 |                            00011 |                            00011
                iSTATE26 |                            00100 |                            00100
                iSTATE24 |                            00101 |                            00101
                iSTATE20 |                            00110 |                            00110
                iSTATE18 |                            00111 |                            00111
                iSTATE23 |                            01000 |                            01000
                iSTATE22 |                            01001 |                            01001
                iSTATE15 |                            01010 |                            01010
                iSTATE12 |                            01011 |                            01011
                 iSTATE1 |                            01100 |                            01100
                 iSTATE0 |                            01101 |                            01101
                  iSTATE |                            01110 |                            01110
                iSTATE25 |                            01111 |                            01111
                 iSTATE7 |                            10000 |                            10000
                 iSTATE5 |                            10001 |                            10001
                 iSTATE3 |                            10010 |                            10010
                 iSTATE2 |                            10011 |                            10011
                iSTATE21 |                            10100 |                            10100
                iSTATE19 |                            10101 |                            10101
                iSTATE13 |                            10110 |                            10110
                iSTATE11 |                            10111 |                            10111
                iSTATE17 |                            11000 |                            11000
                iSTATE16 |                            11001 |                            11001
                 iSTATE9 |                            11010 |                            11010
                 iSTATE8 |                            11011 |                            11011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'arp_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         READ_ARP_PACKET |                                0 |                               00
          CHECK_ARP_TYPE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'arp_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
         WAIT_ARP_PACKET |                              001 |                              011
         SEND_ARP_PACKET |                              010 |                              101
          WAIT_ARP_REPLY |                              011 |                              010
         CHECK_MAC_CACHE |                              100 |                              001
          WAIT_IP_PACKET |                              101 |                              100
          SEND_IP_PACKET |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'send_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_PAUSE_FRAME |                               00 |                               00
  WAIT_CURRENT_SEND_DONE |                               01 |                               01
          MAC_SEND_PAUSE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'mac_send_flow_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_DATA_PACKET |                               00 |                               00
              WRITE_FIFO |                               01 |                               01
RECORD_DATA_PACKET_LENGTH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'WRITE_FIFO_STATE_reg' using encoding 'sequential' in module 'mac_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE11 |                            00000 |                            00000
                 iSTATE8 |                            00001 |                            00001
                 iSTATE6 |                            00010 |                            00010
                 iSTATE4 |                            00011 |                            00011
                iSTATE21 |                            00100 |                            00100
                iSTATE19 |                            00101 |                            00101
                iSTATE15 |                            00110 |                            00110
                iSTATE13 |                            00111 |                            00111
                iSTATE18 |                            01000 |                            01000
                iSTATE17 |                            01001 |                            01001
                iSTATE12 |                            01010 |                            01010
                iSTATE10 |                            01011 |                            01011
                 iSTATE1 |                            01100 |                            01100
                 iSTATE0 |                            01101 |                            01101
                  iSTATE |                            01110 |                            01110
                iSTATE20 |                            01111 |                            01111
                 iSTATE7 |                            10000 |                            10000
                 iSTATE5 |                            10001 |                            10001
                 iSTATE3 |                            10010 |                            10010
                 iSTATE2 |                            10011 |                            10011
                iSTATE16 |                            10100 |                            10100
                iSTATE14 |                            10101 |                            10101
                 iSTATE9 |                            10110 |                            10110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'mac_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_DATA_PACKET |                           000001 |                              000
 READ_DATA_PACKET_LENGTH |                           000010 |                              001
          WAIT_PAUSE_END |                           000100 |                              101
        READ_DATA_PACKET |                           001000 |                              010
     WAIT_CRC_TRANS_DONE |                           010000 |                              011
                 ADD_IFG |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'READ_FIFO_STATE_reg' using encoding 'one-hot' in module 'mac_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                            00001 |                              000
                  iSTATE |                            00010 |                              001
                 iSTATE3 |                            00100 |                              010
                 iSTATE0 |                            01000 |                              011
                 iSTATE1 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'one-hot' in module 'mac_control_frame_process'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_MAC_FRAME |                              001 |                               00
READ_MAC_FRAME_DATA_LENGTH |                              010 |                               01
     READ_MAC_FRAME_DATA |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'READ_FIFO_STATE_reg' using encoding 'one-hot' in module 'mac_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE6 |                             0001 |                             0001
                 iSTATE2 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                iSTATE12 |                             0101 |                             0101
                iSTATE11 |                             0110 |                             0110
                 iSTATE9 |                             0111 |                             0111
                iSTATE10 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE5 |                             1010 |                             1010
                 iSTATE3 |                             1011 |                             1011
                 iSTATE4 |                             1100 |                             1100
                 iSTATE1 |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'mac_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                WAIT_SFD |                              000 |                              000
        CHECK_MAC_HEADER |                              001 |                              001
              WRITE_FIFO |                              010 |                              010
     RECORD_FRAME_LENGTH |                              011 |                              011
          WAIT_FRAME_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'mac_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WAIT_UDP_DATA |                               00 |                               00
                WAIT_ACK |                               01 |                               01
           SEND_UDP_DATA |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'udp_transmit_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_packet_protocol_reg[6]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_packet_protocol_reg[7]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_packet_protocol_reg[7]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_packet_protocol_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (udp_ip_protocol_stack/ip_layer/\ip_receive_module/ip_packet_protocol_reg[5] )
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/TTL_reg[0]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[1]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/TTL_reg[1]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[1]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/TTL_reg[2]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[1]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/TTL_reg[3]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[1]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/TTL_reg[4]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[1]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/TTL_reg[5]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[1]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/TTL_reg[6]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[1]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/TTL_reg[7]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[0]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[7]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[1]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[6]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[1]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[1]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[2]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[3]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[3]' (FDCE) to 'udp_ip_protocol_stack/ip_layer/ip_send_module/PROTOCOL_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (udp_ip_protocol_stack/ip_layer/\ip_send_module/PROTOCOL_reg[5] )
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[14]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[15]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[13]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[12]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[11]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[10]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[9]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[8]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[7]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[6]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[5]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[4]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[3]' (FDCE) to 'udp_ip_protocol_stack/arp_layer/arp_send_module/OPER_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (udp_ip_protocol_stack/arp_layer/\arp_send_module/OPER_reg[2] )
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_control_frame_process_module/mac_send_pause_time_reg[0]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_control_frame_process_module/mac_send_pause_time_reg[5]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_control_frame_process_module/mac_send_pause_time_reg[1]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_control_frame_process_module/mac_send_pause_time_reg[5]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_control_frame_process_module/mac_send_pause_time_reg[2]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_control_frame_process_module/mac_send_pause_time_reg[5]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_control_frame_process_module/mac_send_pause_time_reg[3]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_control_frame_process_module/mac_send_pause_time_reg[5]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_control_frame_process_module/mac_send_pause_time_reg[4]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_receive_module/mac_control_frame_process_module/mac_send_pause_time_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (udp_ip_protocol_stack/mac_layer/\mac_receive_module/mac_control_frame_process_module/mac_send_pause_time_reg[5] )
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[2]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[3]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[3]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[4]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[4]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[5]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[5]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[6]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[6]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[7]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[7]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[8]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[8]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[9]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[9]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[10]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[10]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[11]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[11]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[12]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[12]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[13]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[13]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[14]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[14]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/mac_data_type_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (udp_ip_protocol_stack/mac_layer/\mac_send_module/mac_data_type_reg[15] )
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[4]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[12]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[0]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[8]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[5]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[13]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[1]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[2]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[9]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[6]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[14]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[10]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[7]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]'
INFO: [Synth 8-3886] merging instance 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[15]' (FDCE) to 'udp_ip_protocol_stack/mac_layer/mac_send_module/EtherType_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (udp_ip_protocol_stack/mac_layer/\mac_send_module/EtherType_reg[3] )
WARNING: [Synth 8-3332] Sequential element (ip_receive_module/ip_header_checksum_check_module/FSM_sequential_state_reg[1]) is unused and will be removed from module ip_layer.
WARNING: [Synth 8-3332] Sequential element (ip_receive_module/ip_header_checksum_check_module/FSM_sequential_state_reg[0]) is unused and will be removed from module ip_layer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:02:44 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:46 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:02:50 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:02:54 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:02:54 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:49 ; elapsed = 00:02:55 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:49 ; elapsed = 00:02:55 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:50 ; elapsed = 00:02:55 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:50 ; elapsed = 00:02:55 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     6|
|2     |BUFIO      |     1|
|3     |CARRY4     |   159|
|4     |IDDR       |     5|
|5     |IDELAYCTRL |     1|
|6     |IDELAYE2   |     5|
|7     |LUT1       |   141|
|8     |LUT2       |   800|
|9     |LUT3       |   305|
|10    |LUT4       |   574|
|11    |LUT5       |   663|
|12    |LUT6       |   635|
|13    |MMCME2_ADV |     1|
|14    |MUXCY      |    96|
|15    |ODDR       |     6|
|16    |RAMB18E1   |     1|
|17    |RAMB18E1_1 |     2|
|18    |RAMB36E1   |     3|
|19    |RAMB36E1_1 |     1|
|20    |SRL16E     |    17|
|21    |SRLC32E    |    16|
|22    |FDCE       |  2695|
|23    |FDPE       |   152|
|24    |FDRE       |   717|
|25    |FDSE       |     1|
|26    |IBUF       |     8|
|27    |OBUF       |     7|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:50 ; elapsed = 00:02:55 . Memory (MB): peak = 1733.270 ; gain = 884.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2883 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:02:46 . Memory (MB): peak = 1733.270 ; gain = 884.953
Synthesis Optimization Complete : Time (s): cpu = 00:02:50 ; elapsed = 00:02:56 . Memory (MB): peak = 1733.270 ; gain = 884.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1733.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1733.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
325 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:03:04 . Memory (MB): peak = 1733.270 ; gain = 1250.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1733.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/FILE/FPGA/test/CH01_udp_ip_rgmii/udp_ip_rgmii_1ch/udp_ip.runs/synth_1/udp_transmit_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file udp_transmit_test_utilization_synth.rpt -pb udp_transmit_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 30 20:57:33 2020...
