Fitter report for top
Mon Feb 10 15:18:44 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter INI Usage
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Mon Feb 10 15:18:44 2025           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 3,917 / 32,070 ( 12 % )                         ;
; Total registers                 ; 7532                                            ;
; Total pins                      ; 115 / 457 ( 25 % )                              ;
; Total virtual pins              ; 64                                              ;
; Total block memory bits         ; 118,440 / 4,065,280 ( 3 % )                     ;
; Total RAM Blocks                ; 45 / 397 ( 11 % )                               ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.6%      ;
;     Processor 3            ;   5.2%      ;
;     Processor 4            ;   4.9%      ;
;     Processor 5            ;   4.1%      ;
;     Processor 6            ;   4.0%      ;
;     Processor 7            ;   3.7%      ;
;     Processor 8            ;   3.6%      ;
;     Processor 9            ;   3.4%      ;
;     Processor 10           ;   3.3%      ;
;     Processor 11           ;   3.3%      ;
;     Processor 12           ;   3.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Action     ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; fpga_clk_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; CLKOUT                   ;                       ;
; system:the_system|cra_ring_node:avs_gradient_cra_cra_ring|avm_writedata[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_gradient_cra_cra_ring|avm_writedata[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|cra_ring_node:avs_gradient_cra_cra_ring|avm_writedata[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_gradient_cra_cra_ring|avm_writedata[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|cra_ring_node:avs_gradient_cra_cra_ring|avm_writedata[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_gradient_cra_cra_ring|avm_writedata[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|cra_ring_node:avs_gradient_cra_cra_ring|avm_writedata[49]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_gradient_cra_cra_ring|avm_writedata[49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[0].a|last_mux_sel_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[0].a|last_mux_sel_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[34]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[37]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[39]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[41]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[43]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[44]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[45]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[46]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[47]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[48]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[50]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[51]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[55]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[55]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[59]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[59]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[39]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_2[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_2[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|SE_out_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|SE_out_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|SE_out_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_fromReg4[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|SE_out_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_fromReg4[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:thebubble_out_i_load_unnamed_gradient0_gradient_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:thebubble_out_i_load_unnamed_gradient0_gradient_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|gradient_B1_merge_reg:thegradient_B1_merge_reg_aunroll_x|gradient_B1_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|gradient_B1_merge_reg:thegradient_B1_merge_reg_aunroll_x|gradient_B1_merge_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|empty_r                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|empty_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|flush_on_fifo_miss_r                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|flush_on_fifo_miss_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|i_address_r[18]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|i_address_r[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|i_address_r[19]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|i_address_r[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|i_address_r[26]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|i_address_r[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|i_address_r[27]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|i_address_r[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_avalon_bust_master:u_burst_master|pending_discards[1]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_avalon_bust_master:u_burst_master|pending_discards[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|avm_read                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|avm_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|avm_read_addr[6]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|avm_read_addr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|avm_read_addr[28]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|avm_read_addr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|avm_read_addr[29]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|avm_read_addr[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|empty                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|empty~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[5]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[6]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[7]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[9]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[16]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[27]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[28]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[10]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[12]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[13]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[20]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[25]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[28]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[31]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|readdata_reg_unnamed_gradient0_gradient0_data_reg_q[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|empty_dff ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|empty_dff~DUPLICATE ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist3_sync_in_aunroll_x_in_c0_eni1_1_1|delay_signals[0][0]                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist3_sync_in_aunroll_x_in_c0_eni1_1_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][3]                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][10]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][11]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][11]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][12]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][14]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][17]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][18]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][18]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][19]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][19]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][25]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][25]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][26]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][26]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][27]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][27]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][30]                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|delay_signals[0][30]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_lastiniteration_gradient22:thei_acl_push_i1_lastiniteration_gradient|acl_push:thei_acl_push_i1_lastiniteration_gradient23|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_lastiniteration_gradient22:thei_acl_push_i1_lastiniteration_gradient|acl_push:thei_acl_push_i1_lastiniteration_gradient23|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient|acl_push:thei_acl_push_i1_notexitcond_gradient43|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient|acl_push:thei_acl_push_i1_notexitcond_gradient43|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient|acl_push:thei_acl_push_i1_notexitcond_gradient43|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient|acl_push:thei_acl_push_i1_notexitcond_gradient43|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient|acl_push:thei_acl_push_i1_notexitcond_gradient43|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient|acl_push:thei_acl_push_i1_notexitcond_gradient43|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg|r_data[2]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg|r_data[2]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg|r_data[8]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg|r_data[8]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg|r_data[17]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg|r_data[17]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg|r_data[19]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg|r_data[19]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg|r_data[27]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg|r_data[27]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist55_i_acl_pop_i32_rows_299_0_pop5_gradient_out_data_out_1|delay_signals[0][9]                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist55_i_acl_pop_i32_rows_299_0_pop5_gradient_out_data_out_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist56_i_acl_pop_i32_rows_298_0_pop6_gradient_out_data_out_1|delay_signals[0][14]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist56_i_acl_pop_i32_rows_298_0_pop6_gradient_out_data_out_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist57_i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient_out_data_out_1|delay_signals[0][8]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist57_i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient_out_data_out_1|delay_signals[0][8]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist57_i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient_out_data_out_1|delay_signals[0][9]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist57_i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient_out_data_out_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist57_i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient_out_data_out_1|delay_signals[0][13]                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist57_i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient_out_data_out_1|delay_signals[0][13]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist57_i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient_out_data_out_1|delay_signals[0][14]                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist57_i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient_out_data_out_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist59_i_acl_pop_i32_rows_0_0_pop8_gradient_out_data_out_1|delay_signals[0][9]                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist59_i_acl_pop_i32_rows_0_0_pop8_gradient_out_data_out_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist59_i_acl_pop_i32_rows_0_0_pop8_gradient_out_data_out_1|delay_signals[0][10]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist59_i_acl_pop_i32_rows_0_0_pop8_gradient_out_data_out_1|delay_signals[0][10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist59_i_acl_pop_i32_rows_0_0_pop8_gradient_out_data_out_1|delay_signals[0][19]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist59_i_acl_pop_i32_rows_0_0_pop8_gradient_out_data_out_1|delay_signals[0][19]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist60_i_acl_pop_i32_pop9_gradient_out_data_out_1|delay_signals[0][27]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist60_i_acl_pop_i32_pop9_gradient_out_data_out_1|delay_signals[0][27]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist61_sync_in_aunroll_x_in_i_valid_1|delay_signals[0][0]                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist61_sync_in_aunroll_x_in_i_valid_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist63_bgTrunc_i_reduction_gradient_18_gradient_sel_x_b_1|delay_signals[0][0]                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist63_bgTrunc_i_reduction_gradient_18_gradient_sel_x_b_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_coalesced_pop3_gradient59:thei_acl_pop_i32_coalesced_pop3_gradient|acl_pop:thei_acl_pop_i32_coalesced_pop3_gradient60|garbage_count[1]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_coalesced_pop3_gradient59:thei_acl_pop_i32_coalesced_pop3_gradient|acl_pop:thei_acl_pop_i32_coalesced_pop3_gradient60|garbage_count[1]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_coalesced_pop3_gradient59:thei_acl_pop_i32_coalesced_pop3_gradient|acl_pop:thei_acl_pop_i32_coalesced_pop3_gradient60|garbage_count[2]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_coalesced_pop3_gradient59:thei_acl_pop_i32_coalesced_pop3_gradient|acl_pop:thei_acl_pop_i32_coalesced_pop3_gradient60|garbage_count[2]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|wrreq_delaya[1]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                      ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_unnamed_gradient170_im3_sub_1_o[0]                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_unnamed_gradient170_im3_sub_1_o[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo|full_dff~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[17]                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[12]                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[16]                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[28]                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[45]                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[45]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[126]                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[126]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[155]                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[155]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[181]                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[181]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[189]                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[189]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[275]                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[275]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|burstcounter[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|burstcounter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|burstcounter[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|burstcounter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|burstcount[1]                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|burstcount[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|burstcount[2]                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|burstcount[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[4]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[8]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[20]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[24]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[28]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|reg_lsu_i_address[3]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|reg_lsu_i_address[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|reg_lsu_i_address[5]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|reg_lsu_i_address[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|reg_lsu_i_address[6]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|reg_lsu_i_address[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|reg_lsu_i_address[27]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|reg_lsu_i_address[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|redist1_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_2_3_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|redist1_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_2_3_0_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1_sr_1:thebb_gradient_B1_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1_sr_1:thebb_gradient_B1_sr_1_aunroll_x|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------------------------+
; Name                                                               ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                                                                                                                                             ; Ignored Value ; Ignored Source                                                             ;
+--------------------------------------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------------------------+
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                                                                                                                                              ; on            ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                                                                                                                                              ; on            ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                                                                                                                                              ; on            ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                                                                                                                                              ; on            ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                                                                                                                                              ; on            ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                                                                                                                                              ; on            ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                                                                                                                                              ; on            ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                                                                                                                                              ; on            ; Compiler or HDL Assignment                                                 ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                 ; PIN_P20B1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                ; PIN_P20A1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                ; PIN_P20B0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                ; PIN_P21B1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                ; PIN_P22A0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                ; PIN_P22B0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                              ; PIN_P21A1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                              ; PIN_P21A0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                ; PIN_P19B0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                ; PIN_P19A1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                ; PIN_P19B1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                ; PIN_P20A0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                              ; PIN_P19A0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                              ; PIN_P21B0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                               ; PIN_P15B0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                  ; PIN_P16A0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                  ; PIN_P15B1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                  ; PIN_P27B0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                  ; PIN_P25A0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                   ; PIN_P25A1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                   ; PIN_P25B1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                   ; PIN_P27A1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                   ; PIN_P27B1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                  ; PIN_P14B0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                  ; PIN_P14A1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                  ; PIN_P30A1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                   ; PIN_P28B0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                   ; PIN_P28A1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                   ; PIN_P28B1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                   ; PIN_P29A0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                   ; PIN_P29B0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                   ; PIN_P29A1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                   ; PIN_P29B1T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                   ; PIN_P30A0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                  ; PIN_P31A0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                  ; PIN_P31B0T    ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                  ; PIN_P30B1T    ; system/synthesis/system.qip                                                ;
; Enable Beneficial Skew Optimization for non global clocks          ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst                                                                                                                                                                            ; ON            ; QSF Assignment                                                             ;
; Unforce Merging of PLL Output Counter                              ; top                                         ;              ; *system_acl_iface_acl_kernel_clk_kernel_pll*|altera_pll:altera_pll_i*|*                                                                                                                                                ; ON            ; system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.qip ;
; PLL Compensation Mode                                              ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|pll0|fbout                                                                                                                                                                 ; DIRECT        ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                                                                                                                     ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                                                                                                                     ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer                                                                                                                     ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer                                                                                                                     ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].read_capture_clk_buffer                                                                                                                     ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                                                                                                                        ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                                                                                                                        ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]                                                                                                                        ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]                                                                                                                        ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4]                                                                                                                        ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                                                                                                                       ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                                                                                                                       ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]                                                                                                                       ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]                                                                                                                       ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4]                                                                                                                       ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                                                                                                                                   ; OFF           ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                                                                                                                                              ; OFF           ; QSF Assignment                                                             ;
; Perform Physical Synthesis for Combinational Logic for Performance ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ; OFF           ; Compiler or HDL Assignment                                                 ;
; Perform Physical Synthesis for Combinational Logic for Performance ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ; OFF           ; Compiler or HDL Assignment                                                 ;
; Perform Physical Synthesis for Combinational Logic for Performance ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ; OFF           ; Compiler or HDL Assignment                                                 ;
; Perform Physical Synthesis for Combinational Logic for Performance ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ; OFF           ; Compiler or HDL Assignment                                                 ;
; Perform Physical Synthesis for Combinational Logic for Performance ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ; OFF           ; Compiler or HDL Assignment                                                 ;
; Perform Register Retiming for Performance                          ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ; OFF           ; Compiler or HDL Assignment                                                 ;
; Perform Register Retiming for Performance                          ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ; OFF           ; Compiler or HDL Assignment                                                 ;
; Perform Register Retiming for Performance                          ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ; OFF           ; Compiler or HDL Assignment                                                 ;
; Perform Register Retiming for Performance                          ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ; OFF           ; Compiler or HDL Assignment                                                 ;
; Perform Register Retiming for Performance                          ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ; OFF           ; Compiler or HDL Assignment                                                 ;
+--------------------------------------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                           ;
+---------------------+--------------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]            ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------------+----------------------------+--------------------------+
; Placement (by node) ;                          ;                            ;                          ;
;     -- Requested    ; 28.42 % ( 4145 / 14584 ) ; 28.42 % ( 4145 / 14584 )   ; 0.00 % ( 0 / 14584 )     ;
;     -- Achieved     ; 28.42 % ( 4145 / 14584 ) ; 28.42 % ( 4145 / 14584 )   ; 0.00 % ( 0 / 14584 )     ;
;                     ;                          ;                            ;                          ;
; Routing (by net)    ;                          ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )         ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )         ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                            ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                           ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                       ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                    ;
; acl_iface_partition                       ; User-created   ; Post-Fit          ; Placement and Routing   ; Post-Fit               ; Placement and Routing        ; system:the_system|system_acl_iface:acl_iface                                                                                                       ;
; system_acl_iface_hps_hps_io_border:border ; User-created   ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border ;
; hard_block:auto_generated_inst            ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                     ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                   ;
+-------------------------------------------+--------------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                            ; Preservation Achieved    ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------+--------------------------+-------------------------+-------------------+---------------------+-------+
; Top                                       ; 0.00 % ( 0 / 9611 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; acl_iface_partition                       ; 100.00 % ( 4145 / 4145 ) ; Placement and Routing   ; Post-Fit          ; Design Partitions   ;       ;
; system_acl_iface_hps_hps_io_border:border ; 0.00 % ( 0 / 801 )       ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst            ; 0.00 % ( 0 / 27 )        ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------+--------------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,917 / 32,070        ; 12 %  ;
; ALMs needed [=A-B+C]                                        ; 3,917                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,374 / 32,070        ; 14 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,891                 ;       ;
;         [b] ALMs used for LUT logic                         ; 913                   ;       ;
;         [c] ALMs used for registers                         ; 1,570                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 805 / 32,070          ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 348 / 32,070          ; 1 %   ;
;         [a] Due to location constrained logic               ; 288                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 19                    ;       ;
;         [c] Due to LAB input limits                         ; 9                     ;       ;
;         [d] Due to virtual I/Os                             ; 32                    ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 658 / 3,207           ; 21 %  ;
;     -- Logic LABs                                           ; 658                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,133                 ;       ;
;     -- 7 input functions                                    ; 6                     ;       ;
;     -- 6 input functions                                    ; 626                   ;       ;
;     -- 5 input functions                                    ; 408                   ;       ;
;     -- 4 input functions                                    ; 1,268                 ;       ;
;     -- <=3 input functions                                  ; 2,825                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,726                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,306                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,922 / 64,140        ; 11 %  ;
;         -- Secondary logic registers                        ; 384 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 7,086                 ;       ;
;         -- Routing optimization registers                   ; 220                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 64                    ;       ;
; I/O pins                                                    ; 115 / 457             ; 25 %  ;
;     -- Clock pins                                           ; 1 / 8                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 45 / 397              ; 11 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 118,440 / 4,065,280   ; 3 %   ;
; Total block memory implementation bits                      ; 460,800 / 4,065,280   ; 11 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 7                     ;       ;
;     -- Global clocks                                        ; 6 / 16                ; 38 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 3.4% / 3.4% / 3.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 29.4% / 28.0% / 34.4% ;       ;
; Maximum fan-out                                             ; 6157                  ;       ;
; Highest non-global fan-out                                  ; 579                   ;       ;
; Total fan-out                                               ; 49254                 ;       ;
; Average fan-out                                             ; 3.24                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+-------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; acl_iface_partition   ; system_acl_iface_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+-------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2219 / 32070 ( 7 % )  ; 1698 / 32070 ( 5 % )  ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2219                  ; 1698                  ; 0                                         ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2977 / 32070 ( 9 % )  ; 1398 / 32070 ( 4 % )  ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1433                  ; 458                   ; 0                                         ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 433                   ; 480                   ; 0                                         ; 0                              ;
;         [c] ALMs used for registers                         ; 1111                  ; 460                   ; 0                                         ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 806 / 32070 ( 3 % )   ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 48 / 32070 ( < 1 % )  ; 300 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 288                   ; 0                                         ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 7                     ; 12                    ; 0                                         ; 0                              ;
;         [c] Due to LAB input limits                         ; 9                     ; 0                     ; 0                                         ; 0                              ;
;         [d] Due to virtual I/Os                             ; 32                    ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                                       ; Low                            ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Total LABs:  partially or completely used                   ; 433 / 3207 ( 14 % )   ; 228 / 3207 ( 7 % )    ; 0 / 3207 ( 0 % )                          ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 433                   ; 228                   ; 0                                         ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Combinational ALUT usage for logic                          ; 3537                  ; 1596                  ; 0                                         ; 0                              ;
;     -- 7 input functions                                    ; 4                     ; 2                     ; 0                                         ; 0                              ;
;     -- 6 input functions                                    ; 286                   ; 340                   ; 0                                         ; 0                              ;
;     -- 5 input functions                                    ; 209                   ; 199                   ; 0                                         ; 0                              ;
;     -- 4 input functions                                    ; 981                   ; 287                   ; 0                                         ; 0                              ;
;     -- <=3 input functions                                  ; 2057                  ; 768                   ; 0                                         ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1124                  ; 602                   ; 0                                         ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                           ;                                ;
;         -- Primary logic registers                          ; 5087 / 64140 ( 8 % )  ; 1835 / 64140 ( 3 % )  ; 0 / 64140 ( 0 % )                         ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 293 / 64140 ( < 1 % ) ; 91 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )                         ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                           ;                                ;
;         -- Design implementation registers                  ; 5232                  ; 1854                  ; 0                                         ; 0                              ;
;         -- Routing optimization registers                   ; 148                   ; 72                    ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Virtual pins                                                ; 64                    ; 0                     ; 0                                         ; 0                              ;
; I/O pins                                                    ; 50                    ; 0                     ; 63                                        ; 2                              ;
; I/O registers                                               ; 50                    ; 0                     ; 176                                       ; 0                              ;
; Total block memory bits                                     ; 48552                 ; 69888                 ; 0                                         ; 0                              ;
; Total block memory implementation bits                      ; 256000                ; 204800                ; 0                                         ; 0                              ;
; M10K block                                                  ; 25 / 397 ( 6 % )      ; 20 / 397 ( 5 % )      ; 0 / 397 ( 0 % )                           ; 0 / 397 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                           ; 5 / 116 ( 4 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                       ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                         ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                          ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                            ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                        ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                         ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                           ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                           ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                         ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                            ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Connections                                                 ;                       ;                       ;                                           ;                                ;
;     -- Input Connections                                    ; 8836                  ; 3084                  ; 68                                        ; 387                            ;
;     -- Registered Input Connections                         ; 8574                  ; 2574                  ; 0                                         ; 0                              ;
;     -- Output Connections                                   ; 412                   ; 3778                  ; 92                                        ; 8093                           ;
;     -- Registered Output Connections                        ; 68                    ; 672                   ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Internal Connections                                        ;                       ;                       ;                                           ;                                ;
;     -- Total Connections                                    ; 33179                 ; 19019                 ; 5164                                      ; 8571                           ;
;     -- Registered Connections                               ; 20989                 ; 9836                  ; 100                                       ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; External Connections                                        ;                       ;                       ;                                           ;                                ;
;     -- Top                                                  ; 0                     ; 3792                  ; 46                                        ; 5410                           ;
;     -- acl_iface_partition                                  ; 3792                  ; 0                     ; 0                                         ; 3070                           ;
;     -- system_acl_iface_hps_hps_io_border:border            ; 46                    ; 0                     ; 114                                       ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 5410                  ; 3070                  ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Partition Interface                                         ;                       ;                       ;                                           ;                                ;
;     -- Input Ports                                          ; 13                    ; 402                   ; 11                                        ; 393                            ;
;     -- Output Ports                                         ; 45                    ; 412                   ; 41                                        ; 383                            ;
;     -- Bidir Ports                                          ; 57                    ; 57                    ; 57                                        ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Registered Ports                                            ;                       ;                       ;                                           ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 349                   ; 0                                         ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 353                   ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                           ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                     ; 0                                         ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 4                     ; 0                                         ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 1                     ; 0                                         ; 16                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 31                    ; 0                                         ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+-------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; emac_rx_clk      ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rx_ctl      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[0]      ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[1]      ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[2]      ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[3]      ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; fpga_clk_50      ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 972                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; fpga_reset_n     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; memory_oct_rzqin ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; User                 ; no        ;
; uart_rx          ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; usb1_clk         ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; usb1_dir         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; usb1_nxt         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                         ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; emac_mdc           ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_tx_clk        ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_tx_ctl        ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[0]        ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[1]        ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[2]        ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[3]        ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[0] ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[1] ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[2] ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[3] ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[0]   ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[1]   ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[2]   ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cas_n   ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck      ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck_n    ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cke     ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cs_n    ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[0]   ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[1]   ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[2]   ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[3]   ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_odt     ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ras_n   ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_reset_n ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_we_n    ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sd_clk             ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart_tx            ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; usb1_stp           ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                         ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; emac_mdio           ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; i2c_scl             ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                        ;
; i2c_sda             ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[28]                                                                                                                                                                                                                                        ;
; led[0]              ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; memory_mem_dq[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]   ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]   ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[2]   ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[3]   ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; sd_cmd              ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; sd_d[0]             ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; sd_d[1]             ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; sd_d[2]             ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; sd_d[3]             ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[0]           ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[1]           ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[2]           ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[3]           ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[4]           ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[5]           ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[6]           ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[7]           ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 2 / 48 ( 4 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 4 / 80 ( 5 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 5 / 19 ( 26 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 14 / 22 ( 64 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 12 / 14 ( 86 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; usb1_nxt                        ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; usb1_d[4]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; sd_clk                          ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; emac_tx_ctl                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; emac_rxd[0]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; led[0]                          ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; fpga_reset_n                    ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; fpga_clk_50                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; sd_d[3]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; emac_rxd[2]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; emac_rxd[1]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; emac_mdc                        ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; uart_rx                         ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; memory_mem_a[12]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; usb1_d[5]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; usb1_stp                        ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; sd_d[1]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; i2c_sda                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A             ; uart_tx                         ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; memory_mem_we_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; memory_mem_a[13]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; memory_mem_a[11]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; usb1_d[3]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; usb1_d[6]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; usb1_d[2]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; sd_d[2]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; emac_rxd[3]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; memory_oct_rzqin                ; input  ; SSTL-15 Class I                 ;                     ; --           ; Y               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; memory_mem_a[10]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; memory_mem_ras_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; usb1_dir                        ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; usb1_d[0]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; emac_mdio                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; i2c_scl                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; memory_mem_cas_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; memory_mem_a[7]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; memory_mem_ba[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; sd_cmd                          ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; emac_txd[3]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; emac_txd[0]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; emac_txd[2]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; memory_mem_a[0]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; memory_mem_a[2]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; memory_mem_a[6]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; memory_mem_a[3]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; usb1_d[1]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; sd_d[0]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; emac_rx_clk                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; memory_mem_a[9]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; memory_mem_dq[3]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; memory_mem_a[1]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; emac_tx_clk                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; memory_mem_cs_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; memory_mem_a[14]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; memory_mem_a[8]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; memory_mem_odt                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; memory_mem_dq[2]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; emac_txd[1]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; memory_mem_ba[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; memory_mem_ba[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; memory_mem_a[4]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; memory_mem_a[5]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; memory_mem_dq[7]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; memory_mem_dq[6]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; emac_rx_ctl                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; memory_mem_dq[1]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; memory_mem_dq[0]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; memory_mem_dq[8]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; memory_mem_dq[11]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; memory_mem_dm[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; memory_mem_dq[10]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; memory_mem_ck_n                 ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; memory_mem_dq[5]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; memory_mem_dq[4]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; memory_mem_dq[9]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; memory_mem_dq[14]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; memory_mem_cke                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; usb1_d[7]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; memory_mem_dqs_n[0]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; memory_mem_ck                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; memory_mem_dq[12]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; memory_mem_dq[13]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; memory_mem_dm[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; memory_mem_dq[15]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; usb1_clk                        ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; memory_mem_dqs[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; memory_mem_dqs_n[1]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; memory_mem_dqs[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; memory_mem_dq[22]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; memory_mem_dq[19]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; memory_mem_dq[18]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; memory_mem_dq[24]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; memory_mem_dq[25]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; memory_mem_dq[20]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; memory_mem_dq[21]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; memory_mem_reset_n              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; memory_mem_dqs_n[2]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; memory_mem_dqs[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; memory_mem_dqs_n[3]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; memory_mem_dqs[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; memory_mem_dq[29]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; memory_mem_dq[28]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; memory_mem_dm[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; memory_mem_dq[23]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; memory_mem_dq[17]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; memory_mem_dq[27]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; memory_mem_dq[26]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; memory_mem_dq[16]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; fpga_led_output[0]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; fpga_led_output[2]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; fpga_led_output[3]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; memory_mem_dq[30]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; fpga_led_output[1]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; memory_mem_dq[31]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; memory_mem_dm[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                  ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+--------------------+--------------------------------------+
; Pin Name           ; Reason                               ;
+--------------------+--------------------------------------+
; fpga_led_output[0] ; Missing drive strength and slew rate ;
; fpga_led_output[1] ; Missing drive strength and slew rate ;
; fpga_led_output[2] ; Missing drive strength and slew rate ;
; fpga_led_output[3] ; Missing drive strength and slew rate ;
; memory_mem_a[0]    ; Missing slew rate                    ;
; memory_mem_a[1]    ; Missing slew rate                    ;
; memory_mem_a[2]    ; Missing slew rate                    ;
; memory_mem_a[3]    ; Missing slew rate                    ;
; memory_mem_a[4]    ; Missing slew rate                    ;
; memory_mem_a[5]    ; Missing slew rate                    ;
; memory_mem_a[6]    ; Missing slew rate                    ;
; memory_mem_a[7]    ; Missing slew rate                    ;
; memory_mem_a[8]    ; Missing slew rate                    ;
; memory_mem_a[9]    ; Missing slew rate                    ;
; memory_mem_a[10]   ; Missing slew rate                    ;
; memory_mem_a[11]   ; Missing slew rate                    ;
; memory_mem_a[12]   ; Missing slew rate                    ;
; memory_mem_a[13]   ; Missing slew rate                    ;
; memory_mem_a[14]   ; Missing slew rate                    ;
; memory_mem_ba[0]   ; Missing slew rate                    ;
; memory_mem_ba[1]   ; Missing slew rate                    ;
; memory_mem_ba[2]   ; Missing slew rate                    ;
; memory_mem_cke     ; Missing slew rate                    ;
; memory_mem_cs_n    ; Missing slew rate                    ;
; memory_mem_ras_n   ; Missing slew rate                    ;
; memory_mem_cas_n   ; Missing slew rate                    ;
; memory_mem_we_n    ; Missing slew rate                    ;
; memory_mem_reset_n ; Missing slew rate                    ;
; memory_mem_odt     ; Missing slew rate                    ;
; emac_mdc           ; Missing drive strength and slew rate ;
; emac_tx_ctl        ; Missing drive strength and slew rate ;
; emac_tx_clk        ; Missing drive strength and slew rate ;
; emac_txd[0]        ; Missing drive strength and slew rate ;
; emac_txd[1]        ; Missing drive strength and slew rate ;
; emac_txd[2]        ; Missing drive strength and slew rate ;
; emac_txd[3]        ; Missing drive strength and slew rate ;
; usb1_stp           ; Missing drive strength and slew rate ;
; sd_clk             ; Missing drive strength and slew rate ;
; uart_tx            ; Missing drive strength and slew rate ;
; emac_mdio          ; Missing drive strength and slew rate ;
; usb1_d[0]          ; Missing drive strength and slew rate ;
; usb1_d[1]          ; Missing drive strength and slew rate ;
; usb1_d[2]          ; Missing drive strength and slew rate ;
; usb1_d[3]          ; Missing drive strength and slew rate ;
; usb1_d[4]          ; Missing drive strength and slew rate ;
; usb1_d[5]          ; Missing drive strength and slew rate ;
; usb1_d[6]          ; Missing drive strength and slew rate ;
; usb1_d[7]          ; Missing drive strength and slew rate ;
; sd_cmd             ; Missing drive strength and slew rate ;
; sd_d[0]            ; Missing drive strength and slew rate ;
; sd_d[1]            ; Missing drive strength and slew rate ;
; sd_d[2]            ; Missing drive strength and slew rate ;
; sd_d[3]            ; Missing drive strength and slew rate ;
; led[0]             ; Missing drive strength and slew rate ;
; i2c_sda            ; Missing drive strength and slew rate ;
; i2c_scl            ; Missing drive strength and slew rate ;
+--------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                                                                                 ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                 ; Fractional PLL             ;
;     -- PLL Location                                                                                                                                                                                                                             ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                  ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                                                                                            ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                  ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                               ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                        ; 559.999999 MHz             ;
;     -- PLL Operation Mode                                                                                                                                                                                                                       ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                        ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                        ; 71.428571 MHz              ;
;     -- PLL Enable                                                                                                                                                                                                                               ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                  ; 3355443 / 16777216         ;
;     -- M Counter                                                                                                                                                                                                                                ; 11                         ;
;     -- N Counter                                                                                                                                                                                                                                ; 1                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                        ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                       ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                               ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                               ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                               ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                  ; fpga_clk_50~input          ;
;             -- CLKIN(1) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                                                                                  ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                       ;                            ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 139.999999 MHz             ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y7_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[1].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 279.999999 MHz             ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y8_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;                                                                                                                                                                                                                                                 ;                            ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                    ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                 ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                                                                             ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                  ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                                                                                                                            ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                  ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                               ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                        ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                       ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                        ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                        ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                                                                                               ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                  ; N/A                        ;
;     -- M Counter                                                                                                                                                                                                                                ; 12                         ;
;     -- N Counter                                                                                                                                                                                                                                ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                        ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                       ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                               ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                               ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                               ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                  ; fpga_clk_50~input          ;
;             -- CLKIN(1) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                                                                                  ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                       ;                            ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                                                                     ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; On                         ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;                                                                                                                                                                                                                                                 ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                                                  ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+
; |top                                                                                                                                                                                                    ; 3879.4 (33.0)        ; 4374.0 (1.0)                     ; 804.5 (0.0)                                       ; 309.9 (32.0)                     ; 0.0 (0.0)            ; 5133 (2)            ; 7306 (0)                  ; 226 (226)     ; 118440            ; 45    ; 0          ; 115  ; 64           ; |top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; top                                                                          ; work         ;
;    |async_counter_30:AC30|                                                                                                                                                                              ; 17.0 (17.0)          ; 17.0 (17.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|async_counter_30:AC30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; async_counter_30                                                             ; work         ;
;    |system:the_system|                                                                                                                                                                                  ; 3827.4 (0.0)         ; 4356.0 (0.0)                     ; 806.5 (0.0)                                       ; 277.9 (0.0)                      ; 0.0 (0.0)            ; 5101 (0)            ; 7276 (0)                  ; 0 (0)         ; 118440            ; 45    ; 0          ; 0    ; 0            ; |top|system:the_system                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system                                                                       ; system       ;
;       |cra_ring_node:avs_gradient_cra_cra_ring|                                                                                                                                                         ; 16.5 (16.5)          ; 69.6 (69.6)                      ; 53.1 (53.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 147 (147)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|cra_ring_node:avs_gradient_cra_cra_ring                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; cra_ring_node                                                                ; system       ;
;       |cra_ring_root:cra_root|                                                                                                                                                                          ; 5.3 (5.3)            ; 71.6 (71.6)                      ; 66.3 (66.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|cra_ring_root:cra_root                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; cra_ring_root                                                                ; system       ;
;       |gradient_system:gradient_system|                                                                                                                                                                 ; 2144.2 (0.0)         ; 2817.3 (0.0)                     ; 687.2 (0.0)                                       ; 14.0 (0.0)                       ; 0.0 (0.0)            ; 3502 (0)            ; 5059 (0)                  ; 0 (0)         ; 48552             ; 25    ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; gradient_system                                                              ; system       ;
;          |global_memory_tree0_mod:global_memory_tree0_inst0|                                                                                                                                            ; 413.8 (0.0)          ; 569.8 (0.0)                      ; 156.5 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 778 (0)             ; 937 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; global_memory_tree0_mod                                                      ; system       ;
;             |gradient_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|                                                                                                                    ; 13.0 (0.0)           ; 88.7 (0.0)                       ; 75.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 193 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; gradient_system_interconnect_1                                               ; system       ;
;                |acl_ic_slave_endpoint:s.s_endp|                                                                                                                                                         ; 13.0 (0.0)           ; 88.7 (0.0)                       ; 75.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 193 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_ic_slave_endpoint                                                        ; system       ;
;                   |acl_ic_slave_rrp:rrp|                                                                                                                                                                ; 13.0 (13.0)          ; 88.7 (88.7)                      ; 75.7 (75.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 193 (193)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ic_slave_rrp                                                             ; system       ;
;             |gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|                                                                                                                          ; 400.8 (0.0)          ; 481.2 (0.0)                      ; 80.8 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 778 (0)             ; 744 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; gradient_system_interconnect_2                                               ; system       ;
;                |acl_arb2:a[0].a|                                                                                                                                                                        ; 92.3 (92.3)          ; 92.7 (92.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 321 (321)           ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_arb2                                                                     ; system       ;
;                |acl_ic_master_endpoint:m[1].m_endp|                                                                                                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_ic_master_endpoint                                                       ; system       ;
;                |acl_ic_slave_endpoint:s.s_endp|                                                                                                                                                         ; 308.3 (1.7)          ; 388.0 (1.8)                      ; 80.2 (0.2)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 456 (3)             ; 742 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_ic_slave_endpoint                                                        ; system       ;
;                   |acl_ic_slave_rrp:rrp|                                                                                                                                                                ; 306.6 (21.6)         ; 386.2 (96.5)                     ; 80.1 (74.9)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 453 (11)            ; 742 (204)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ic_slave_rrp                                                             ; system       ;
;                      |acl_ll_fifo:read_fifo|                                                                                                                                                            ; 285.0 (285.0)        ; 289.7 (289.7)                    ; 5.2 (5.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 442 (442)           ; 538 (538)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ll_fifo                                                                  ; system       ;
;          |gradient_std_ic_partition_wrapper:gradient_std_ic_inst|                                                                                                                                       ; 1730.3 (0.0)         ; 2247.5 (0.0)                     ; 530.7 (0.0)                                       ; 13.5 (0.0)                       ; 0.0 (0.0)            ; 2724 (0)            ; 4122 (0)                  ; 0 (0)         ; 48552             ; 25    ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; gradient_std_ic_partition_wrapper                                            ; system       ;
;             |acl_id_iterator:gradient_id_iter_inst_0|                                                                                                                                                   ; 154.0 (0.0)          ; 160.2 (0.0)                      ; 7.1 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 278 (0)             ; 203 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_id_iterator                                                              ; system       ;
;                |acl_fifo:group_id_fifo|                                                                                                                                                                 ; 6.2 (0.0)            ; 7.3 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_fifo:group_id_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                                     ; system       ;
;                   |scfifo:scfifo_component|                                                                                                                                                             ; 6.2 (0.0)            ; 7.3 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; scfifo                                                                       ; work         ;
;                      |scfifo_25d1:auto_generated|                                                                                                                                                       ; 6.2 (0.0)            ; 7.3 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; scfifo_25d1                                                                  ; work         ;
;                         |a_dpfifo_s7a1:dpfifo|                                                                                                                                                          ; 6.2 (5.2)            ; 7.3 (6.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (10)             ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; a_dpfifo_s7a1                                                                ; work         ;
;                            |cntr_rg7:usedw_counter|                                                                                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_rg7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cntr_rg7                                                                     ; work         ;
;                |acl_work_item_iterator:work_item_iterator|                                                                                                                                              ; 147.8 (147.8)        ; 152.9 (152.9)                    ; 6.0 (6.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 266 (266)           ; 194 (194)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_work_item_iterator:work_item_iterator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_work_item_iterator                                                       ; system       ;
;             |acl_kernel_finish_detector:gradient_finish_detector|                                                                                                                                       ; 137.4 (41.1)         ; 137.1 (40.3)                     ; 2.7 (2.2)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 248 (55)            ; 214 (22)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_kernel_finish_detector:gradient_finish_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_kernel_finish_detector                                                   ; system       ;
;                |acl_multistage_accumulator:ndrange_completed|                                                                                                                                           ; 48.0 (48.0)          ; 48.3 (48.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_kernel_finish_detector:gradient_finish_detector|acl_multistage_accumulator:ndrange_completed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_multistage_accumulator                                                   ; system       ;
;                |acl_multistage_accumulator:ndrange_sum|                                                                                                                                                 ; 48.3 (48.3)          ; 48.5 (48.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_kernel_finish_detector:gradient_finish_detector|acl_multistage_accumulator:ndrange_sum                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_multistage_accumulator                                                   ; system       ;
;             |acl_start_signal_chain_element:gradient_start_elem_inst_0|                                                                                                                                 ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_start_signal_chain_element:gradient_start_elem_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_start_signal_chain_element                                               ; system       ;
;             |acl_work_group_dispatcher:gradient_workgroup_dispatcher|                                                                                                                                   ; 132.8 (132.8)        ; 132.8 (132.8)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 263 (263)           ; 195 (195)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_work_group_dispatcher:gradient_workgroup_dispatcher                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_work_group_dispatcher                                                    ; system       ;
;             |gradient_function_cra_slave:gradient_cra_slave_inst|                                                                                                                                       ; 81.7 (81.7)          ; 176.8 (176.8)                    ; 95.6 (95.6)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 64 (64)             ; 366 (366)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; gradient_function_cra_slave                                                  ; system       ;
;             |gradient_top_wrapper_0:gradient_inst_0|                                                                                                                                                    ; 1223.8 (0.0)         ; 1639.8 (0.0)                     ; 425.1 (0.0)                                       ; 9.1 (0.0)                        ; 0.0 (0.0)            ; 1871 (0)            ; 3142 (0)                  ; 0 (0)         ; 48552             ; 25    ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; gradient_top_wrapper_0                                                       ; system       ;
;                |gradient_function_wrapper:kernel|                                                                                                                                                       ; 1223.8 (0.0)         ; 1639.8 (0.0)                     ; 425.1 (0.0)                                       ; 9.1 (0.0)                        ; 0.0 (0.0)            ; 1871 (0)            ; 3142 (0)                  ; 0 (0)         ; 48552             ; 25    ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; gradient_function_wrapper                                                    ; system       ;
;                   |acl_clock2x_holder:theacl_clock2x_dummy_consumer|                                                                                                                                    ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|acl_clock2x_holder:theacl_clock2x_dummy_consumer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_clock2x_holder                                                           ; system       ;
;                   |gradient_function:thegradient_function|                                                                                                                                              ; 1223.8 (0.0)         ; 1639.3 (0.0)                     ; 424.6 (0.0)                                       ; 9.1 (0.0)                        ; 0.0 (0.0)            ; 1870 (0)            ; 3141 (0)                  ; 0 (0)         ; 48552             ; 25    ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; gradient_function                                                            ; system       ;
;                      |bb_gradient_B0:thebb_gradient_B0|                                                                                                                                                 ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B0:thebb_gradient_B0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; bb_gradient_B0                                                               ; system       ;
;                         |bb_gradient_B0_stall_region:thebb_gradient_B0_stall_region|                                                                                                                    ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B0:thebb_gradient_B0|bb_gradient_B0_stall_region:thebb_gradient_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; bb_gradient_B0_stall_region                                                  ; system       ;
;                            |gradient_B0_merge_reg:thegradient_B0_merge_reg|                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B0:thebb_gradient_B0|bb_gradient_B0_stall_region:thebb_gradient_B0_stall_region|gradient_B0_merge_reg:thegradient_B0_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; gradient_B0_merge_reg                                                        ; system       ;
;                            |i_acl_pop_i1_throttle_pop_gradient0:thei_acl_pop_i1_throttle_pop_gradient|                                                                                                  ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B0:thebb_gradient_B0|bb_gradient_B0_stall_region:thebb_gradient_B0_stall_region|i_acl_pop_i1_throttle_pop_gradient0:thei_acl_pop_i1_throttle_pop_gradient                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; i_acl_pop_i1_throttle_pop_gradient0                                          ; system       ;
;                               |i_acl_pop_i1_throttle_pop_gradient_reg:thei_acl_pop_i1_throttle_pop_gradient_reg|                                                                                        ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B0:thebb_gradient_B0|bb_gradient_B0_stall_region:thebb_gradient_B0_stall_region|i_acl_pop_i1_throttle_pop_gradient0:thei_acl_pop_i1_throttle_pop_gradient|i_acl_pop_i1_throttle_pop_gradient_reg:thei_acl_pop_i1_throttle_pop_gradient_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; i_acl_pop_i1_throttle_pop_gradient_reg                                       ; system       ;
;                      |bb_gradient_B1:thebb_gradient_B1|                                                                                                                                                 ; 1218.2 (0.0)         ; 1633.1 (0.0)                     ; 424.0 (0.0)                                       ; 9.1 (0.0)                        ; 0.0 (0.0)            ; 1861 (0)            ; 3128 (0)                  ; 0 (0)         ; 48552             ; 25    ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; bb_gradient_B1                                                               ; system       ;
;                         |bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|                                                                                                                    ; 1216.4 (14.7)        ; 1631.2 (18.2)                    ; 423.9 (3.5)                                       ; 9.1 (0.0)                        ; 0.0 (0.0)            ; 1856 (25)           ; 3127 (26)                 ; 0 (0)         ; 48552             ; 25    ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; bb_gradient_B1_stall_region                                                  ; system       ;
;                            |acl_data_fifo:thebubble_out_i_load_unnamed_gradient0_gradient_data_reg|                                                                                                     ; 21.4 (6.0)           ; 22.6 (6.0)                       ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 27 (24)             ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:thebubble_out_i_load_unnamed_gradient0_gradient_data_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_data_fifo                                                                ; system       ;
;                               |acl_data_fifo:fifo|                                                                                                                                                      ; 8.7 (8.7)            ; 9.9 (9.9)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:thebubble_out_i_load_unnamed_gradient0_gradient_data_reg|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                                ; system       ;
;                               |acl_staging_reg:staging_reg|                                                                                                                                             ; 6.6 (6.6)            ; 6.7 (6.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:thebubble_out_i_load_unnamed_gradient0_gradient_data_reg|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_staging_reg                                                              ; system       ;
;                            |acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|                                                            ; 15.5 (0.0)           ; 16.8 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                                ; system       ;
;                               |acl_fifo:fifo|                                                                                                                                                           ; 15.5 (0.0)           ; 16.8 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_fifo                                                                     ; system       ;
;                                  |scfifo:scfifo_component|                                                                                                                                              ; 15.5 (0.0)           ; 16.8 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                       ; work         ;
;                                     |scfifo_c3d1:auto_generated|                                                                                                                                        ; 15.5 (0.0)           ; 16.8 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; scfifo_c3d1                                                                  ; work         ;
;                                        |a_dpfifo_66a1:dpfifo|                                                                                                                                           ; 15.5 (10.0)          ; 16.8 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 23 (12)                   ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                          ; a_dpfifo_66a1                                                                ; work         ;
;                                           |altsyncram_ldn1:FIFOram|                                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo|altsyncram_ldn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_ldn1                                                              ; work         ;
;                                           |cntr_ggb:rd_ptr_msb|                                                                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                      ; cntr_ggb                                                                     ; work         ;
;                                           |cntr_hgb:wr_ptr|                                                                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                          ; cntr_hgb                                                                     ; work         ;
;                                           |cntr_tg7:usedw_counter|                                                                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                   ; cntr_tg7                                                                     ; work         ;
;                            |acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|                                                            ; 15.2 (0.0)           ; 16.8 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                                ; system       ;
;                               |acl_fifo:fifo|                                                                                                                                                           ; 15.2 (0.0)           ; 16.8 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_fifo                                                                     ; system       ;
;                                  |scfifo:scfifo_component|                                                                                                                                              ; 15.2 (0.0)           ; 16.8 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                       ; work         ;
;                                     |scfifo_55d1:auto_generated|                                                                                                                                        ; 15.2 (0.0)           ; 16.8 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; scfifo_55d1                                                                  ; work         ;
;                                        |a_dpfifo_v7a1:dpfifo|                                                                                                                                           ; 15.2 (9.7)           ; 16.8 (11.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 24 (12)                   ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                          ; a_dpfifo_v7a1                                                                ; work         ;
;                                           |altsyncram_7hn1:FIFOram|                                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|altsyncram_7hn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_7hn1                                                              ; work         ;
;                                           |cntr_ggb:rd_ptr_msb|                                                                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                      ; cntr_ggb                                                                     ; work         ;
;                                           |cntr_hgb:wr_ptr|                                                                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                          ; cntr_hgb                                                                     ; work         ;
;                                           |cntr_tg7:usedw_counter|                                                                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                   ; cntr_tg7                                                                     ; work         ;
;                            |acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|                                                            ; 16.6 (0.0)           ; 18.5 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 30 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                                ; system       ;
;                               |acl_fifo:fifo|                                                                                                                                                           ; 16.6 (0.0)           ; 18.5 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 30 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_fifo                                                                     ; system       ;
;                                  |scfifo:scfifo_component|                                                                                                                                              ; 16.6 (0.0)           ; 18.5 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 30 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                       ; work         ;
;                                     |scfifo_f3d1:auto_generated|                                                                                                                                        ; 16.6 (0.0)           ; 18.5 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 30 (0)                    ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; scfifo_f3d1                                                                  ; work         ;
;                                        |a_dpfifo_96a1:dpfifo|                                                                                                                                           ; 16.6 (9.6)           ; 18.5 (11.5)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (19)             ; 30 (16)                   ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                          ; a_dpfifo_96a1                                                                ; work         ;
;                                           |altsyncram_jdn1:FIFOram|                                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|altsyncram_jdn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_jdn1                                                              ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                      ; cntr_hgb                                                                     ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                          ; cntr_igb                                                                     ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                   ; cntr_ug7                                                                     ; work         ;
;                            |acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|                                                                                             ; 14.5 (0.0)           ; 15.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 25 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                                ; system       ;
;                               |acl_fifo:fifo|                                                                                                                                                           ; 14.5 (0.0)           ; 15.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 25 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_fifo                                                                     ; system       ;
;                                  |scfifo:scfifo_component|                                                                                                                                              ; 14.5 (0.0)           ; 15.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 25 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; scfifo                                                                       ; work         ;
;                                     |scfifo_u1d1:auto_generated|                                                                                                                                        ; 14.5 (0.0)           ; 15.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 25 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; scfifo_u1d1                                                                  ; work         ;
;                                        |a_dpfifo_o4a1:dpfifo|                                                                                                                                           ; 14.5 (9.0)           ; 15.5 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 25 (13)                   ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; a_dpfifo_o4a1                                                                ; work         ;
;                                           |altsyncram_ldn1:FIFOram|                                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|altsyncram_ldn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_ldn1                                                              ; work         ;
;                                           |cntr_ggb:rd_ptr_msb|                                                                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; cntr_ggb                                                                     ; work         ;
;                                           |cntr_hgb:wr_ptr|                                                                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; cntr_hgb                                                                     ; work         ;
;                                           |cntr_tg7:usedw_counter|                                                                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; cntr_tg7                                                                     ; work         ;
;                            |gradient_B1_merge_reg:thegradient_B1_merge_reg_aunroll_x|                                                                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|gradient_B1_merge_reg:thegradient_B1_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; gradient_B1_merge_reg                                                        ; system       ;
;                            |i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|                                                                                                   ; 203.8 (0.0)          ; 223.8 (0.0)                      ; 22.4 (0.0)                                        ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 313 (0)             ; 261 (0)                   ; 0 (0)         ; 12288             ; 5     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_load_unnamed_gradient0_gradient48                                          ; system       ;
;                               |lsu_top:thei_load_unnamed_gradient0_gradient49|                                                                                                                          ; 197.4 (0.0)          ; 216.8 (0.0)                      ; 21.8 (0.0)                                        ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 313 (0)             ; 229 (0)                   ; 0 (0)         ; 12288             ; 5     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lsu_top                                                                      ; system       ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                                                                             ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                            ; system       ;
;                                     |acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|                                                                              ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                          ; acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender               ; system       ;
;                                        |acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                                                                           ; acl_std_synchronizer_nocut                                                   ; system       ;
;                                  |lsu_streaming_prefetch_read:streaming_prefetch_read|                                                                                                                  ; 197.4 (95.1)         ; 215.3 (103.1)                    ; 20.3 (9.1)                                        ; 2.4 (1.1)                        ; 0.0 (0.0)            ; 312 (137)           ; 226 (68)                  ; 0 (0)         ; 12288             ; 5     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; lsu_streaming_prefetch_read                                                  ; system       ;
;                                     |acl_data_fifo:avm_buffer|                                                                                                                                          ; 15.8 (0.0)           ; 24.5 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|acl_data_fifo:avm_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                                ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 7.7 (7.7)            ; 15.5 (15.5)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_data_fifo                                                                ; system       ;
;                                        |acl_staging_reg:staging_reg|                                                                                                                                    ; 8.2 (8.2)            ; 9.0 (9.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_staging_reg                                                              ; system       ;
;                                     |lsu_streaming_prefetch_avalon_bust_master:u_burst_master|                                                                                                          ; 14.8 (14.8)          ; 14.8 (14.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_avalon_bust_master:u_burst_master                                                                                                                                                                                                                                                                                                                                                                                                           ; lsu_streaming_prefetch_avalon_bust_master                                    ; system       ;
;                                     |lsu_streaming_prefetch_fifo:u_fifo|                                                                                                                                ; 71.6 (71.6)          ; 72.8 (72.8)                      ; 2.5 (2.5)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 143 (143)           ; 80 (80)                   ; 0 (0)         ; 12288             ; 5     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                 ; lsu_streaming_prefetch_fifo                                                  ; system       ;
;                                        |altsyncram:mem_rtl_0|                                                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12288             ; 5     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                                                   ; work         ;
;                                           |altsyncram_k3q1:auto_generated|                                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12288             ; 5     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|altsyncram:mem_rtl_0|altsyncram_k3q1:auto_generated                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram_k3q1                                                              ; work         ;
;                               |readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0|                                                                                    ; 6.4 (6.4)            ; 6.9 (6.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|readdata_reg_unnamed_gradient0_gradient0:thereaddata_reg_unnamed_gradient0_gradient0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; readdata_reg_unnamed_gradient0_gradient0                                     ; system       ;
;                            |i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|                                                 ; 106.1 (0.3)          ; 140.5 (0.5)                      ; 35.0 (0.3)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 223 (1)             ; 235 (0)                   ; 0 (0)         ; 488               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient                       ; system       ;
;                               |i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|                            ; 15.9 (0.0)           ; 18.0 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 24 (0)                    ; 0 (0)         ; 488               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x                                                                                                                                                                                                                                                                                                                                                                        ; i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47             ; system       ;
;                                  |i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x| ; 13.7 (0.0)           ; 15.7 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 488               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x                                                                                                                                                                                                   ; i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo  ; system       ;
;                                     |acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|                                                                                ; 13.7 (0.0)           ; 15.7 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 488               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182                                                                                                                ; acl_data_fifo                                                                ; system       ;
;                                        |acl_fifo:fifo|                                                                                                                                                  ; 13.7 (0.0)           ; 15.7 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 488               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo                                                                                                  ; acl_fifo                                                                     ; system       ;
;                                           |scfifo:scfifo_component|                                                                                                                                     ; 13.7 (0.0)           ; 15.7 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 488               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component                                                                          ; scfifo                                                                       ; work         ;
;                                              |scfifo_05d1:auto_generated|                                                                                                                               ; 13.7 (0.0)           ; 15.7 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 488               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated                                               ; scfifo_05d1                                                                  ; work         ;
;                                                 |a_dpfifo_q7a1:dpfifo|                                                                                                                                  ; 13.7 (9.7)           ; 15.7 (11.7)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (16)             ; 20 (12)                   ; 0 (0)         ; 488               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo                          ; a_dpfifo_q7a1                                                                ; work         ;
;                                                    |altsyncram_tgn1:FIFOram|                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 488               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|altsyncram_tgn1:FIFOram  ; altsyncram_tgn1                                                              ; work         ;
;                                                    |cntr_fgb:rd_ptr_msb|                                                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|cntr_fgb:rd_ptr_msb      ; cntr_fgb                                                                     ; work         ;
;                                                    |cntr_ggb:wr_ptr|                                                                                                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|cntr_ggb:wr_ptr          ; cntr_ggb                                                                     ; work         ;
;                                                    |cntr_sg7:usedw_counter|                                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|cntr_sg7:usedw_counter   ; cntr_sg7                                                                     ; work         ;
;                                  |i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_full_detector:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_full_detector|         ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_full_detector:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_full_detector                                                                                                                                                                                                           ; i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_full_detector ; system       ;
;                                     |acl_full_detector:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_full_detector|                                                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_full_detector:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_full_detector                                                                                                         ; acl_full_detector                                                            ; system       ;
;                               |i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|                                ; 90.0 (35.7)          ; 122.0 (35.2)                     ; 32.7 (0.0)                                        ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 194 (130)           ; 211 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x                                                                                                                                                                                                                                                                                                                                                                            ; i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2                ; system       ;
;                                  |dspba_delay:i_cmp7_rm_gradient_delay|                                                                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:i_cmp7_rm_gradient_delay                                                                                                                                                                                                                                                                                                                                       ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:i_cmp_gradient_delay|                                                                                                                                     ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:i_cmp_gradient_delay                                                                                                                                                                                                                                                                                                                                           ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist0_i_acl_pop_i32_count_08_pop10_gradient_out_data_out_1|                                                                                             ; 7.3 (7.3)            ; 7.8 (7.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist0_i_acl_pop_i32_count_08_pop10_gradient_out_data_out_1                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist1_i_acl_pipeline_keep_going_gradient_out_data_out_1|                                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist1_i_acl_pipeline_keep_going_gradient_out_data_out_1                                                                                                                                                                                                                                                                                                      ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist2_i_acl_pipeline_keep_going_gradient_out_data_out_2|                                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist2_i_acl_pipeline_keep_going_gradient_out_data_out_2                                                                                                                                                                                                                                                                                                      ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist3_sync_in_aunroll_x_in_c0_eni1_1_1|                                                                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist3_sync_in_aunroll_x_in_c0_eni1_1_1                                                                                                                                                                                                                                                                                                                       ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist4_sync_in_aunroll_x_in_c0_eni1_1_2|                                                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist4_sync_in_aunroll_x_in_c0_eni1_1_2                                                                                                                                                                                                                                                                                                                       ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist5_sync_in_aunroll_x_in_i_valid_1|                                                                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist5_sync_in_aunroll_x_in_i_valid_1                                                                                                                                                                                                                                                                                                                         ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist6_sync_in_aunroll_x_in_i_valid_2|                                                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist6_sync_in_aunroll_x_in_i_valid_2                                                                                                                                                                                                                                                                                                                         ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist7_i_arrayidx6_gradient_gradient29_trunc_sel_x_b_1|                                                                                                  ; 0.2 (0.2)            ; 12.5 (12.5)                      ; 12.3 (12.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist7_i_arrayidx6_gradient_gradient29_trunc_sel_x_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist8_i_arrayidx45_gradient_gradient35_trunc_sel_x_b_1|                                                                                                 ; 0.9 (0.9)            ; 11.9 (11.9)                      ; 11.0 (11.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist8_i_arrayidx45_gradient_gradient35_trunc_sel_x_b_1                                                                                                                                                                                                                                                                                                       ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1|                                                                                                               ; 8.3 (8.3)            ; 9.3 (9.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|dspba_delay:redist9_bgTrunc_i_inc46_gradient_sel_x_b_1                                                                                                                                                                                                                                                                                                                     ; dspba_delay                                                                  ; system       ;
;                                  |i_acl_pipeline_keep_going_gradient11:thei_acl_pipeline_keep_going_gradient|                                                                                           ; 3.9 (0.0)            ; 3.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_pipeline_keep_going_gradient11:thei_acl_pipeline_keep_going_gradient                                                                                                                                                                                                                                                                                                 ; i_acl_pipeline_keep_going_gradient11                                         ; system       ;
;                                     |acl_pipeline:thei_acl_pipeline_keep_going_gradient12|                                                                                                              ; 3.9 (0.0)            ; 3.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_pipeline_keep_going_gradient11:thei_acl_pipeline_keep_going_gradient|acl_pipeline:thei_acl_pipeline_keep_going_gradient12                                                                                                                                                                                                                                            ; acl_pipeline                                                                 ; system       ;
;                                        |acl_pop:pop1|                                                                                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_pipeline_keep_going_gradient11:thei_acl_pipeline_keep_going_gradient|acl_pipeline:thei_acl_pipeline_keep_going_gradient12|acl_pop:pop1                                                                                                                                                                                                                               ; acl_pop                                                                      ; system       ;
;                                        |acl_pop:pop2|                                                                                                                                                   ; 1.9 (1.9)            ; 2.1 (2.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_pipeline_keep_going_gradient11:thei_acl_pipeline_keep_going_gradient|acl_pipeline:thei_acl_pipeline_keep_going_gradient12|acl_pop:pop2                                                                                                                                                                                                                               ; acl_pop                                                                      ; system       ;
;                                        |acl_push:push|                                                                                                                                                  ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_pipeline_keep_going_gradient11:thei_acl_pipeline_keep_going_gradient|acl_pipeline:thei_acl_pipeline_keep_going_gradient12|acl_push:push                                                                                                                                                                                                                              ; acl_push                                                                     ; system       ;
;                                           |acl_staging_reg:staging_reg|                                                                                                                                 ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_pipeline_keep_going_gradient11:thei_acl_pipeline_keep_going_gradient|acl_pipeline:thei_acl_pipeline_keep_going_gradient12|acl_push:push|acl_staging_reg:staging_reg                                                                                                                                                                                                  ; acl_staging_reg                                                              ; system       ;
;                                  |i_acl_pop_i10_coalesce_counter_pop13_gradient4:thei_acl_pop_i10_coalesce_counter_pop13_gradient|                                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_pop_i10_coalesce_counter_pop13_gradient4:thei_acl_pop_i10_coalesce_counter_pop13_gradient                                                                                                                                                                                                                                                                            ; i_acl_pop_i10_coalesce_counter_pop13_gradient4                               ; system       ;
;                                     |acl_pop:thei_acl_pop_i10_coalesce_counter_pop13_gradient5|                                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_pop_i10_coalesce_counter_pop13_gradient4:thei_acl_pop_i10_coalesce_counter_pop13_gradient|acl_pop:thei_acl_pop_i10_coalesce_counter_pop13_gradient5                                                                                                                                                                                                                  ; acl_pop                                                                      ; system       ;
;                                  |i_acl_pop_i32_count_08_pop10_gradient24:thei_acl_pop_i32_count_08_pop10_gradient|                                                                                     ; 7.3 (0.0)            ; 8.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_pop_i32_count_08_pop10_gradient24:thei_acl_pop_i32_count_08_pop10_gradient                                                                                                                                                                                                                                                                                           ; i_acl_pop_i32_count_08_pop10_gradient24                                      ; system       ;
;                                     |acl_pop:thei_acl_pop_i32_count_08_pop10_gradient25|                                                                                                                ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_pop_i32_count_08_pop10_gradient24:thei_acl_pop_i32_count_08_pop10_gradient|acl_pop:thei_acl_pop_i32_count_08_pop10_gradient25                                                                                                                                                                                                                                        ; acl_pop                                                                      ; system       ;
;                                  |i_acl_push_i10_coalesce_counter_push13_gradient13:thei_acl_push_i10_coalesce_counter_push13_gradient|                                                                 ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i10_coalesce_counter_push13_gradient13:thei_acl_push_i10_coalesce_counter_push13_gradient                                                                                                                                                                                                                                                                       ; i_acl_push_i10_coalesce_counter_push13_gradient13                            ; system       ;
;                                     |acl_push:thei_acl_push_i10_coalesce_counter_push13_gradient14|                                                                                                     ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i10_coalesce_counter_push13_gradient13:thei_acl_push_i10_coalesce_counter_push13_gradient|acl_push:thei_acl_push_i10_coalesce_counter_push13_gradient14                                                                                                                                                                                                         ; acl_push                                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i10_coalesce_counter_push13_gradient13:thei_acl_push_i10_coalesce_counter_push13_gradient|acl_push:thei_acl_push_i10_coalesce_counter_push13_gradient14|acl_data_fifo:fifo                                                                                                                                                                                      ; acl_data_fifo                                                                ; system       ;
;                                  |i_acl_push_i1_lastiniteration_gradient22:thei_acl_push_i1_lastiniteration_gradient|                                                                                   ; 1.8 (0.0)            ; 2.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_lastiniteration_gradient22:thei_acl_push_i1_lastiniteration_gradient                                                                                                                                                                                                                                                                                         ; i_acl_push_i1_lastiniteration_gradient22                                     ; system       ;
;                                     |acl_push:thei_acl_push_i1_lastiniteration_gradient23|                                                                                                              ; 1.8 (0.3)            ; 2.2 (0.5)                        ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_lastiniteration_gradient22:thei_acl_push_i1_lastiniteration_gradient|acl_push:thei_acl_push_i1_lastiniteration_gradient23                                                                                                                                                                                                                                    ; acl_push                                                                     ; system       ;
;                                        |acl_staging_reg:staging_reg|                                                                                                                                    ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_lastiniteration_gradient22:thei_acl_push_i1_lastiniteration_gradient|acl_push:thei_acl_push_i1_lastiniteration_gradient23|acl_staging_reg:staging_reg                                                                                                                                                                                                        ; acl_staging_reg                                                              ; system       ;
;                                  |i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient|                                                                                           ; 8.8 (0.0)            ; 9.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient                                                                                                                                                                                                                                                                                                 ; i_acl_push_i1_notexitcond_gradient42                                         ; system       ;
;                                     |acl_push:thei_acl_push_i1_notexitcond_gradient43|                                                                                                                  ; 8.8 (0.0)            ; 9.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient|acl_push:thei_acl_push_i1_notexitcond_gradient43                                                                                                                                                                                                                                                ; acl_push                                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 8.8 (1.1)            ; 9.2 (1.1)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (3)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient|acl_push:thei_acl_push_i1_notexitcond_gradient43|acl_data_fifo:fifo                                                                                                                                                                                                                             ; acl_data_fifo                                                                ; system       ;
;                                           |acl_ll_fifo:fifo|                                                                                                                                            ; 7.5 (7.5)            ; 8.1 (8.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient|acl_push:thei_acl_push_i1_notexitcond_gradient43|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                                            ; acl_ll_fifo                                                                  ; system       ;
;                                  |i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|                                                                                 ; 7.2 (0.0)            ; 13.2 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient                                                                                                                                                                                                                                                                                       ; i_acl_push_i32_count_08_push10_gradient36                                    ; system       ;
;                                     |acl_push:thei_acl_push_i32_count_08_push10_gradient37|                                                                                                             ; 7.2 (0.0)            ; 13.2 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37                                                                                                                                                                                                                                 ; acl_push                                                                     ; system       ;
;                                        |acl_staging_reg:staging_reg|                                                                                                                                    ; 7.2 (7.2)            ; 13.2 (13.2)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg                                                                                                                                                                                                     ; acl_staging_reg                                                              ; system       ;
;                                  |i_acl_push_i4_cleanups_push12_gradient45:thei_acl_push_i4_cleanups_push12_gradient|                                                                                   ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i4_cleanups_push12_gradient45:thei_acl_push_i4_cleanups_push12_gradient                                                                                                                                                                                                                                                                                         ; i_acl_push_i4_cleanups_push12_gradient45                                     ; system       ;
;                                     |acl_push:thei_acl_push_i4_cleanups_push12_gradient46|                                                                                                              ; 1.3 (0.3)            ; 1.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i4_cleanups_push12_gradient45:thei_acl_push_i4_cleanups_push12_gradient|acl_push:thei_acl_push_i4_cleanups_push12_gradient46                                                                                                                                                                                                                                    ; acl_push                                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i4_cleanups_push12_gradient45:thei_acl_push_i4_cleanups_push12_gradient|acl_push:thei_acl_push_i4_cleanups_push12_gradient46|acl_data_fifo:fifo                                                                                                                                                                                                                 ; acl_data_fifo                                                                ; system       ;
;                                  |i_acl_push_i4_initerations_push11_gradient18:thei_acl_push_i4_initerations_push11_gradient|                                                                           ; 1.1 (0.0)            ; 1.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i4_initerations_push11_gradient18:thei_acl_push_i4_initerations_push11_gradient                                                                                                                                                                                                                                                                                 ; i_acl_push_i4_initerations_push11_gradient18                                 ; system       ;
;                                     |acl_push:thei_acl_push_i4_initerations_push11_gradient19|                                                                                                          ; 1.1 (0.0)            ; 1.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i4_initerations_push11_gradient18:thei_acl_push_i4_initerations_push11_gradient|acl_push:thei_acl_push_i4_initerations_push11_gradient19                                                                                                                                                                                                                        ; acl_push                                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i4_initerations_push11_gradient18:thei_acl_push_i4_initerations_push11_gradient|acl_push:thei_acl_push_i4_initerations_push11_gradient19|acl_data_fifo:fifo                                                                                                                                                                                                     ; acl_data_fifo                                                                ; system       ;
;                            |i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|                                                 ; 418.0 (0.0)          ; 640.6 (0.0)                      ; 222.6 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 804 (0)             ; 1279 (0)                  ; 0 (0)         ; 25088             ; 5     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient                       ; system       ;
;                               |i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|                           ; 17.7 (0.0)           ; 20.5 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 28 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x                                                                                                                                                                                                                                                                                                                                                                       ; i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176            ; system       ;
;                                  |i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x| ; 15.0 (0.0)           ; 18.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x                                                                                                                                                                                                  ; i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo  ; system       ;
;                                     |acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|                                                                                ; 15.0 (0.0)           ; 18.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184                                                                                                               ; acl_data_fifo                                                                ; system       ;
;                                        |acl_fifo:fifo|                                                                                                                                                  ; 15.0 (0.0)           ; 18.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo                                                                                                 ; acl_fifo                                                                     ; system       ;
;                                           |scfifo:scfifo_component|                                                                                                                                     ; 15.0 (0.0)           ; 18.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component                                                                         ; scfifo                                                                       ; work         ;
;                                              |scfifo_55d1:auto_generated|                                                                                                                               ; 15.0 (0.0)           ; 18.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated                                              ; scfifo_55d1                                                                  ; work         ;
;                                                 |a_dpfifo_v7a1:dpfifo|                                                                                                                                  ; 15.0 (9.5)           ; 18.0 (12.5)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 23 (12)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo                         ; a_dpfifo_v7a1                                                                ; work         ;
;                                                    |altsyncram_7hn1:FIFOram|                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|altsyncram_7hn1:FIFOram ; altsyncram_7hn1                                                              ; work         ;
;                                                    |cntr_ggb:rd_ptr_msb|                                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_ggb:rd_ptr_msb     ; cntr_ggb                                                                     ; work         ;
;                                                    |cntr_hgb:wr_ptr|                                                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_hgb:wr_ptr         ; cntr_hgb                                                                     ; work         ;
;                                                    |cntr_tg7:usedw_counter|                                                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_tg7:usedw_counter  ; cntr_tg7                                                                     ; work         ;
;                                  |i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_full_detector:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_full_detector|         ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_full_detector:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_full_detector                                                                                                                                                                                                          ; i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_full_detector ; system       ;
;                                     |acl_full_detector:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_full_detector|                                                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_full_detector:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_full_detector                                                                                                        ; acl_full_detector                                                            ; system       ;
;                               |i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|                              ; 400.3 (148.1)        ; 620.1 (148.1)                    ; 219.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 770 (544)           ; 1251 (39)                 ; 0 (0)         ; 24576             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x                                                                                                                                                                                                                                                                                                                                                                          ; i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50               ; system       ;
;                                  |dspba_delay:redist0_i_unnamed_gradient87_BitSelect_for_a_b_1|                                                                                                         ; -0.4 (-0.4)          ; 3.1 (3.1)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist0_i_unnamed_gradient87_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                             ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist10_i_mul22_1_masked_gradient_BitSelect_for_a_b_1|                                                                                                   ; 0.8 (0.8)            ; 2.8 (2.8)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist10_i_mul22_1_masked_gradient_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                       ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist11_i_mul22_1_2_masked_gradient_BitSelect_for_a_b_1|                                                                                                 ; 0.3 (0.3)            ; 3.0 (3.0)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist11_i_mul22_1_2_masked_gradient_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                     ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist12_i_mul22_1_1_masked_gradient_BitSelect_for_a_b_1|                                                                                                 ; 0.3 (0.3)            ; 3.8 (3.8)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist12_i_mul22_1_1_masked_gradient_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                     ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist13_i_mul22_118_masked_gradient_BitSelect_for_a_b_1|                                                                                                 ; 0.3 (0.3)            ; 3.8 (3.8)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist13_i_mul22_118_masked_gradient_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                     ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist14_i_unnamed_gradient174_vt_select_31_b_1|                                                                                                          ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist14_i_unnamed_gradient174_vt_select_31_b_1                                                                                                                                                                                                                                                                                                              ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist15_i_unnamed_gradient170_vt_select_31_b_1|                                                                                                          ; 3.2 (3.2)            ; 11.2 (11.2)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist15_i_unnamed_gradient170_vt_select_31_b_1                                                                                                                                                                                                                                                                                                              ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist16_i_unnamed_gradient106_vt_select_14_b_1|                                                                                                          ; -0.2 (-0.2)          ; 3.7 (3.7)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist16_i_unnamed_gradient106_vt_select_14_b_1                                                                                                                                                                                                                                                                                                              ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist17_i_shr27_2_1_gradient_vt_select_9_b_1|                                                                                                            ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist17_i_shr27_2_1_gradient_vt_select_9_b_1                                                                                                                                                                                                                                                                                                                ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist18_i_shr27_1_gradient_vt_select_9_b_1|                                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist18_i_shr27_1_gradient_vt_select_9_b_1                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist19_i_shr27_1_2_gradient_vt_select_9_b_1|                                                                                                            ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist19_i_shr27_1_2_gradient_vt_select_9_b_1                                                                                                                                                                                                                                                                                                                ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist1_i_unnamed_gradient84_BitSelect_for_a_b_1|                                                                                                         ; 0.5 (0.5)            ; 3.7 (3.7)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist1_i_unnamed_gradient84_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                             ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist20_i_shr27_1_1_gradient_vt_select_9_b_1|                                                                                                            ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist20_i_shr27_1_1_gradient_vt_select_9_b_1                                                                                                                                                                                                                                                                                                                ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist21_i_shr27_123_gradient_vt_select_9_b_1|                                                                                                            ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist21_i_shr27_123_gradient_vt_select_9_b_1                                                                                                                                                                                                                                                                                                                ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist22_i_reduction_gradient_9_gradient_vt_select_16_b_1|                                                                                                ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist22_i_reduction_gradient_9_gradient_vt_select_16_b_1                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist23_i_reduction_gradient_7_gradient_vt_select_15_b_1|                                                                                                ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist23_i_reduction_gradient_7_gradient_vt_select_15_b_1                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist24_i_reduction_gradient_6_gradient_vt_select_16_b_1|                                                                                                ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist24_i_reduction_gradient_6_gradient_vt_select_16_b_1                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist25_i_reduction_gradient_4_gradient_vt_select_15_b_1|                                                                                                ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist25_i_reduction_gradient_4_gradient_vt_select_15_b_1                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist26_i_reduction_gradient_3_gradient_vt_select_16_b_1|                                                                                                ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist26_i_reduction_gradient_3_gradient_vt_select_16_b_1                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist27_i_reduction_gradient_1_gradient_vt_select_15_b_1|                                                                                                ; 4.2 (4.2)            ; 4.4 (4.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist27_i_reduction_gradient_1_gradient_vt_select_15_b_1                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist28_i_reduction_gradient_17_gradient_vt_select_11_b_1|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist28_i_reduction_gradient_17_gradient_vt_select_11_b_1                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist29_i_reduction_gradient_16_gradient_vt_select_10_b_1|                                                                                               ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist29_i_reduction_gradient_16_gradient_vt_select_10_b_1                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist2_i_unnamed_gradient161_BitSelect_for_a_b_1|                                                                                                        ; 0.1 (0.1)            ; 3.3 (3.3)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist2_i_unnamed_gradient161_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                            ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist30_i_reduction_gradient_15_gradient_vt_select_10_b_1|                                                                                               ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist30_i_reduction_gradient_15_gradient_vt_select_10_b_1                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist31_i_reduction_gradient_13_gradient_vt_select_15_b_1|                                                                                               ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist31_i_reduction_gradient_13_gradient_vt_select_15_b_1                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist32_i_reduction_gradient_12_gradient_vt_select_16_b_1|                                                                                               ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist32_i_reduction_gradient_12_gradient_vt_select_16_b_1                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist33_i_reduction_gradient_10_gradient_vt_select_15_b_1|                                                                                               ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist33_i_reduction_gradient_10_gradient_vt_select_15_b_1                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist34_i_reduction_gradient_0_gradient_vt_select_16_b_1|                                                                                                ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist34_i_reduction_gradient_0_gradient_vt_select_16_b_1                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist35_i_mul24_2_1_add868_gradient_vt_select_12_b_1|                                                                                                    ; 1.7 (1.7)            ; 3.8 (3.8)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist35_i_mul24_2_1_add868_gradient_vt_select_12_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist36_i_mul24_2_1_add812_gradient_vt_select_11_b_1|                                                                                                    ; 2.3 (2.3)            ; 3.4 (3.4)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist36_i_mul24_2_1_add812_gradient_vt_select_11_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist37_i_mul24_1_add682_gradient_vt_select_12_b_1|                                                                                                      ; 2.7 (2.7)            ; 3.6 (3.6)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist37_i_mul24_1_add682_gradient_vt_select_12_b_1                                                                                                                                                                                                                                                                                                          ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist38_i_mul24_1_add626_gradient_vt_select_11_b_1|                                                                                                      ; 2.8 (2.8)            ; 3.4 (3.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist38_i_mul24_1_add626_gradient_vt_select_11_b_1                                                                                                                                                                                                                                                                                                          ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist39_i_mul24_1_2_add930_gradient_vt_select_12_b_1|                                                                                                    ; 2.2 (2.2)            ; 4.7 (4.7)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist39_i_mul24_1_2_add930_gradient_vt_select_12_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist3_i_unnamed_gradient151_BitSelect_for_a_b_1|                                                                                                        ; -0.1 (-0.1)          ; 2.9 (2.9)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist3_i_unnamed_gradient151_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                            ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist40_i_mul24_1_2_add874_gradient_vt_select_11_b_1|                                                                                                    ; 2.3 (2.3)            ; 3.7 (3.7)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist40_i_mul24_1_2_add874_gradient_vt_select_11_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist41_i_mul24_1_1_add806_gradient_vt_select_12_b_1|                                                                                                    ; 2.2 (2.2)            ; 4.2 (4.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist41_i_mul24_1_1_add806_gradient_vt_select_12_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist42_i_mul24_1_1_add750_gradient_vt_select_11_b_1|                                                                                                    ; 2.6 (2.6)            ; 3.5 (3.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist42_i_mul24_1_1_add750_gradient_vt_select_11_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist43_i_mul24_119_add744_gradient_vt_select_12_b_1|                                                                                                    ; 2.4 (2.4)            ; 3.7 (3.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist43_i_mul24_119_add744_gradient_vt_select_12_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist44_i_mul24_119_add688_gradient_vt_select_11_b_1|                                                                                                    ; 2.6 (2.6)            ; 3.7 (3.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist44_i_mul24_119_add688_gradient_vt_select_11_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist45_i_mul22_2_1_add434_gradient_vt_select_15_b_1|                                                                                                    ; 2.1 (2.1)            ; 5.3 (5.3)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist45_i_mul22_2_1_add434_gradient_vt_select_15_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist46_i_mul22_1_add62_gradient_vt_select_15_b_1|                                                                                                       ; 2.6 (2.6)            ; 5.2 (5.2)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist46_i_mul22_1_add62_gradient_vt_select_15_b_1                                                                                                                                                                                                                                                                                                           ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist47_i_mul22_1_2_add558_gradient_vt_select_15_b_1|                                                                                                    ; 2.8 (2.8)            ; 5.1 (5.1)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist47_i_mul22_1_2_add558_gradient_vt_select_15_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist48_i_mul22_1_1_add310_gradient_vt_select_15_b_1|                                                                                                    ; 2.8 (2.8)            ; 5.4 (5.4)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist48_i_mul22_1_1_add310_gradient_vt_select_15_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist49_i_mul22_118_add186_gradient_vt_select_15_b_1|                                                                                                    ; 2.6 (2.6)            ; 5.6 (5.6)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist49_i_mul22_118_add186_gradient_vt_select_15_b_1                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist4_i_unnamed_gradient145_BitSelect_for_a_b_1|                                                                                                        ; -0.2 (-0.2)          ; 3.8 (3.8)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist4_i_unnamed_gradient145_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                            ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist50_i_mul21_2_1_add496_gradient_vt_select_14_b_2|                                                                                                    ; 1.6 (1.6)            ; 11.3 (11.3)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist50_i_mul21_2_1_add496_gradient_vt_select_14_b_2                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist51_i_mul21_1_add124_gradient_vt_select_14_b_2|                                                                                                      ; 1.3 (1.3)            ; 10.9 (10.9)                      ; 9.6 (9.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist51_i_mul21_1_add124_gradient_vt_select_14_b_2                                                                                                                                                                                                                                                                                                          ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist52_i_mul21_1_2_add620_gradient_vt_select_14_b_2|                                                                                                    ; 2.1 (2.1)            ; 11.3 (11.3)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist52_i_mul21_1_2_add620_gradient_vt_select_14_b_2                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist53_i_mul21_1_1_add372_gradient_vt_select_14_b_2|                                                                                                    ; 1.5 (1.5)            ; 10.5 (10.5)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist53_i_mul21_1_1_add372_gradient_vt_select_14_b_2                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist54_i_mul21_117_add248_gradient_vt_select_14_b_2|                                                                                                    ; 2.3 (2.3)            ; 10.8 (10.8)                      ; 8.4 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist54_i_mul21_117_add248_gradient_vt_select_14_b_2                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist55_i_acl_pop_i32_rows_299_0_pop5_gradient_out_data_out_1|                                                                                           ; -0.8 (-0.8)          ; 10.7 (10.7)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist55_i_acl_pop_i32_rows_299_0_pop5_gradient_out_data_out_1                                                                                                                                                                                                                                                                                               ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist56_i_acl_pop_i32_rows_298_0_pop6_gradient_out_data_out_1|                                                                                           ; -0.4 (-0.4)          ; 10.4 (10.4)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist56_i_acl_pop_i32_rows_298_0_pop6_gradient_out_data_out_1                                                                                                                                                                                                                                                                                               ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist57_i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient_out_data_out_1|                                                                                 ; -0.3 (-0.3)          ; 10.9 (10.9)                      ; 11.1 (11.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist57_i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient_out_data_out_1                                                                                                                                                                                                                                                                                     ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist58_i_acl_pop_i32_rows_1_0_pop7_gradient_out_data_out_1|                                                                                             ; 0.8 (0.8)            ; 10.8 (10.8)                      ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist58_i_acl_pop_i32_rows_1_0_pop7_gradient_out_data_out_1                                                                                                                                                                                                                                                                                                 ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist59_i_acl_pop_i32_rows_0_0_pop8_gradient_out_data_out_1|                                                                                             ; -0.3 (-0.3)          ; 10.7 (10.7)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist59_i_acl_pop_i32_rows_0_0_pop8_gradient_out_data_out_1                                                                                                                                                                                                                                                                                                 ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist5_i_unnamed_gradient130_BitSelect_for_a_b_1|                                                                                                        ; -1.0 (-1.0)          ; 2.7 (2.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist5_i_unnamed_gradient130_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                            ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist60_i_acl_pop_i32_pop9_gradient_out_data_out_1|                                                                                                      ; 0.0 (0.0)            ; 11.8 (11.8)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist60_i_acl_pop_i32_pop9_gradient_out_data_out_1                                                                                                                                                                                                                                                                                                          ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist61_sync_in_aunroll_x_in_i_valid_1|                                                                                                                  ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist61_sync_in_aunroll_x_in_i_valid_1                                                                                                                                                                                                                                                                                                                      ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist62_sync_in_aunroll_x_in_i_valid_9|                                                                                                                  ; -0.9 (-0.9)          ; 3.0 (3.0)                        ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist62_sync_in_aunroll_x_in_i_valid_9                                                                                                                                                                                                                                                                                                                      ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist63_bgTrunc_i_reduction_gradient_18_gradient_sel_x_b_1|                                                                                              ; 7.5 (7.5)            ; 8.5 (8.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist63_bgTrunc_i_reduction_gradient_18_gradient_sel_x_b_1                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist64_bgTrunc_i_add43_add960_gradient_sel_x_b_1|                                                                                                       ; 6.0 (6.0)            ; 10.0 (10.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist64_bgTrunc_i_add43_add960_gradient_sel_x_b_1                                                                                                                                                                                                                                                                                                           ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist6_i_unnamed_gradient124_BitSelect_for_a_b_1|                                                                                                        ; 0.1 (0.1)            ; 3.6 (3.6)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist6_i_unnamed_gradient124_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                            ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist7_i_unnamed_gradient112_BitSelect_for_a_b_1|                                                                                                        ; 0.2 (0.2)            ; 2.7 (2.7)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist7_i_unnamed_gradient112_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                            ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist8_i_unnamed_gradient101_BitSelect_for_a_b_1|                                                                                                        ; 0.2 (0.2)            ; 2.8 (2.8)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist8_i_unnamed_gradient101_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                            ; dspba_delay                                                                  ; system       ;
;                                  |dspba_delay:redist9_i_mul22_2_1_masked_gradient_BitSelect_for_a_b_1|                                                                                                  ; -0.5 (-0.5)          ; 3.8 (3.8)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|dspba_delay:redist9_i_mul22_2_1_masked_gradient_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                      ; dspba_delay                                                                  ; system       ;
;                                  |i_acl_pop_i32_coalesced_pop3_gradient59:thei_acl_pop_i32_coalesced_pop3_gradient|                                                                                     ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_coalesced_pop3_gradient59:thei_acl_pop_i32_coalesced_pop3_gradient                                                                                                                                                                                                                                                                                         ; i_acl_pop_i32_coalesced_pop3_gradient59                                      ; system       ;
;                                     |acl_pop:thei_acl_pop_i32_coalesced_pop3_gradient60|                                                                                                                ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_coalesced_pop3_gradient59:thei_acl_pop_i32_coalesced_pop3_gradient|acl_pop:thei_acl_pop_i32_coalesced_pop3_gradient60                                                                                                                                                                                                                                      ; acl_pop                                                                      ; system       ;
;                                  |i_acl_pop_i32_rows_0_0_pop8_gradient65:thei_acl_pop_i32_rows_0_0_pop8_gradient|                                                                                       ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_rows_0_0_pop8_gradient65:thei_acl_pop_i32_rows_0_0_pop8_gradient                                                                                                                                                                                                                                                                                           ; i_acl_pop_i32_rows_0_0_pop8_gradient65                                       ; system       ;
;                                     |acl_pop:thei_acl_pop_i32_rows_0_0_pop8_gradient66|                                                                                                                 ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_rows_0_0_pop8_gradient65:thei_acl_pop_i32_rows_0_0_pop8_gradient|acl_pop:thei_acl_pop_i32_rows_0_0_pop8_gradient66                                                                                                                                                                                                                                         ; acl_pop                                                                      ; system       ;
;                                  |i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient53:thei_acl_pop_i32_rows_297_0_coalesced_pop4_gradient|                                                               ; 15.8 (0.0)           ; 16.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient53:thei_acl_pop_i32_rows_297_0_coalesced_pop4_gradient                                                                                                                                                                                                                                                                   ; i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient53                           ; system       ;
;                                     |acl_pop:thei_acl_pop_i32_rows_297_0_coalesced_pop4_gradient54|                                                                                                     ; 15.8 (15.8)          ; 16.0 (16.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient53:thei_acl_pop_i32_rows_297_0_coalesced_pop4_gradient|acl_pop:thei_acl_pop_i32_rows_297_0_coalesced_pop4_gradient54                                                                                                                                                                                                     ; acl_pop                                                                      ; system       ;
;                                  |i_acl_pop_i32_rows_298_0_pop6_gradient69:thei_acl_pop_i32_rows_298_0_pop6_gradient|                                                                                   ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_rows_298_0_pop6_gradient69:thei_acl_pop_i32_rows_298_0_pop6_gradient                                                                                                                                                                                                                                                                                       ; i_acl_pop_i32_rows_298_0_pop6_gradient69                                     ; system       ;
;                                     |acl_pop:thei_acl_pop_i32_rows_298_0_pop6_gradient70|                                                                                                               ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_rows_298_0_pop6_gradient69:thei_acl_pop_i32_rows_298_0_pop6_gradient|acl_pop:thei_acl_pop_i32_rows_298_0_pop6_gradient70                                                                                                                                                                                                                                   ; acl_pop                                                                      ; system       ;
;                                  |i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|                                                                                 ; 26.2 (0.0)           ; 27.4 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 43 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient                                                                                                                                                                                                                                                                                     ; i_acl_push_i32_coalesced_push3_gradient63                                    ; system       ;
;                                     |acl_push:thei_acl_push_i32_coalesced_push3_gradient64|                                                                                                             ; 26.2 (0.0)           ; 27.4 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 43 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64                                                                                                                                                                                                                               ; acl_push                                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 26.2 (0.0)           ; 27.4 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 43 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo                                                                                                                                                                                                            ; acl_data_fifo                                                                ; system       ;
;                                           |acl_fifo:fifo|                                                                                                                                               ; 26.2 (0.0)           ; 27.4 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 43 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo                                                                                                                                                                                              ; acl_fifo                                                                     ; system       ;
;                                              |scfifo:scfifo_component|                                                                                                                                  ; 26.2 (0.0)           ; 27.4 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 43 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                      ; scfifo                                                                       ; work         ;
;                                                 |scfifo_v6d1:auto_generated|                                                                                                                            ; 26.2 (0.0)           ; 27.4 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 43 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated                                                                                                                                           ; scfifo_v6d1                                                                  ; work         ;
;                                                    |a_dpfifo_p9a1:dpfifo|                                                                                                                               ; 26.2 (13.2)          ; 27.4 (14.4)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (26)             ; 43 (17)                   ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo                                                                                                                      ; a_dpfifo_p9a1                                                                ; work         ;
;                                                       |altsyncram_9kn1:FIFOram|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_9kn1:FIFOram                                                                                              ; altsyncram_9kn1                                                              ; work         ;
;                                                       |cntr_2h7:usedw_counter|                                                                                                                          ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|cntr_2h7:usedw_counter                                                                                               ; cntr_2h7                                                                     ; work         ;
;                                                       |cntr_lgb:rd_ptr_msb|                                                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|cntr_lgb:rd_ptr_msb                                                                                                  ; cntr_lgb                                                                     ; work         ;
;                                                       |cntr_mgb:wr_ptr|                                                                                                                                 ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|cntr_mgb:wr_ptr                                                                                                      ; cntr_mgb                                                                     ; work         ;
;                                  |i_acl_push_i32_push9_gradient133:thei_acl_push_i32_push9_gradient|                                                                                                    ; 1.2 (0.0)            ; 13.3 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_push9_gradient133:thei_acl_push_i32_push9_gradient                                                                                                                                                                                                                                                                                                        ; i_acl_push_i32_push9_gradient133                                             ; system       ;
;                                     |acl_push:thei_acl_push_i32_push9_gradient134|                                                                                                                      ; 1.2 (0.3)            ; 13.3 (0.5)                       ; 12.2 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_push9_gradient133:thei_acl_push_i32_push9_gradient|acl_push:thei_acl_push_i32_push9_gradient134                                                                                                                                                                                                                                                           ; acl_push                                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 0.8 (0.8)            ; 12.8 (12.8)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_push9_gradient133:thei_acl_push_i32_push9_gradient|acl_push:thei_acl_push_i32_push9_gradient134|acl_data_fifo:fifo                                                                                                                                                                                                                                        ; acl_data_fifo                                                                ; system       ;
;                                  |i_acl_push_i32_rows_0_0_push8_gradient75:thei_acl_push_i32_rows_0_0_push8_gradient|                                                                                   ; 12.8 (0.0)           ; 13.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_0_0_push8_gradient75:thei_acl_push_i32_rows_0_0_push8_gradient                                                                                                                                                                                                                                                                                       ; i_acl_push_i32_rows_0_0_push8_gradient75                                     ; system       ;
;                                     |acl_push:thei_acl_push_i32_rows_0_0_push8_gradient76|                                                                                                              ; 12.8 (0.0)           ; 13.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_0_0_push8_gradient75:thei_acl_push_i32_rows_0_0_push8_gradient|acl_push:thei_acl_push_i32_rows_0_0_push8_gradient76                                                                                                                                                                                                                                  ; acl_push                                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 12.8 (12.8)          ; 13.0 (13.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_0_0_push8_gradient75:thei_acl_push_i32_rows_0_0_push8_gradient|acl_push:thei_acl_push_i32_rows_0_0_push8_gradient76|acl_data_fifo:fifo                                                                                                                                                                                                               ; acl_data_fifo                                                                ; system       ;
;                                  |i_acl_push_i32_rows_1_0_push7_gradient67:thei_acl_push_i32_rows_1_0_push7_gradient|                                                                                   ; 6.8 (0.0)            ; 7.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_1_0_push7_gradient67:thei_acl_push_i32_rows_1_0_push7_gradient                                                                                                                                                                                                                                                                                       ; i_acl_push_i32_rows_1_0_push7_gradient67                                     ; system       ;
;                                     |acl_push:thei_acl_push_i32_rows_1_0_push7_gradient68|                                                                                                              ; 6.8 (0.0)            ; 7.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_1_0_push7_gradient67:thei_acl_push_i32_rows_1_0_push7_gradient|acl_push:thei_acl_push_i32_rows_1_0_push7_gradient68                                                                                                                                                                                                                                  ; acl_push                                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_1_0_push7_gradient67:thei_acl_push_i32_rows_1_0_push7_gradient|acl_push:thei_acl_push_i32_rows_1_0_push7_gradient68|acl_data_fifo:fifo                                                                                                                                                                                                               ; acl_data_fifo                                                                ; system       ;
;                                  |i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|                                                           ; 26.3 (0.0)           ; 27.7 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 44 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient                                                                                                                                                                                                                                                               ; i_acl_push_i32_rows_297_0_coalesced_push4_gradient57                         ; system       ;
;                                     |acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|                                                                                                  ; 26.3 (0.0)           ; 27.7 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 44 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58                                                                                                                                                                                              ; acl_push                                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 26.3 (0.0)           ; 27.7 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 44 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo                                                                                                                                                                           ; acl_data_fifo                                                                ; system       ;
;                                           |acl_fifo:fifo|                                                                                                                                               ; 26.3 (0.0)           ; 27.7 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 44 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo                                                                                                                                                             ; acl_fifo                                                                     ; system       ;
;                                              |scfifo:scfifo_component|                                                                                                                                  ; 26.3 (0.0)           ; 27.7 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 44 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                     ; scfifo                                                                       ; work         ;
;                                                 |scfifo_v6d1:auto_generated|                                                                                                                            ; 26.3 (0.0)           ; 27.7 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 44 (0)                    ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated                                                                                                          ; scfifo_v6d1                                                                  ; work         ;
;                                                    |a_dpfifo_p9a1:dpfifo|                                                                                                                               ; 26.3 (13.3)          ; 27.7 (14.7)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (26)             ; 44 (18)                   ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo                                                                                     ; a_dpfifo_p9a1                                                                ; work         ;
;                                                       |altsyncram_9kn1:FIFOram|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12288             ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_9kn1:FIFOram                                                             ; altsyncram_9kn1                                                              ; work         ;
;                                                       |cntr_2h7:usedw_counter|                                                                                                                          ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|cntr_2h7:usedw_counter                                                              ; cntr_2h7                                                                     ; work         ;
;                                                       |cntr_lgb:rd_ptr_msb|                                                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|cntr_lgb:rd_ptr_msb                                                                 ; cntr_lgb                                                                     ; work         ;
;                                                       |cntr_mgb:wr_ptr|                                                                                                                                 ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|cntr_mgb:wr_ptr                                                                     ; cntr_mgb                                                                     ; work         ;
;                                  |i_acl_push_i32_rows_298_0_push6_gradient71:thei_acl_push_i32_rows_298_0_push6_gradient|                                                                               ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_298_0_push6_gradient71:thei_acl_push_i32_rows_298_0_push6_gradient                                                                                                                                                                                                                                                                                   ; i_acl_push_i32_rows_298_0_push6_gradient71                                   ; system       ;
;                                     |acl_push:thei_acl_push_i32_rows_298_0_push6_gradient72|                                                                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_298_0_push6_gradient71:thei_acl_push_i32_rows_298_0_push6_gradient|acl_push:thei_acl_push_i32_rows_298_0_push6_gradient72                                                                                                                                                                                                                            ; acl_push                                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_298_0_push6_gradient71:thei_acl_push_i32_rows_298_0_push6_gradient|acl_push:thei_acl_push_i32_rows_298_0_push6_gradient72|acl_data_fifo:fifo                                                                                                                                                                                                         ; acl_data_fifo                                                                ; system       ;
;                                  |i_acl_push_i32_rows_299_0_push5_gradient73:thei_acl_push_i32_rows_299_0_push5_gradient|                                                                               ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_299_0_push5_gradient73:thei_acl_push_i32_rows_299_0_push5_gradient                                                                                                                                                                                                                                                                                   ; i_acl_push_i32_rows_299_0_push5_gradient73                                   ; system       ;
;                                     |acl_push:thei_acl_push_i32_rows_299_0_push5_gradient74|                                                                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_299_0_push5_gradient73:thei_acl_push_i32_rows_299_0_push5_gradient|acl_push:thei_acl_push_i32_rows_299_0_push5_gradient74                                                                                                                                                                                                                            ; acl_push                                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_299_0_push5_gradient73:thei_acl_push_i32_rows_299_0_push5_gradient|acl_push:thei_acl_push_i32_rows_299_0_push5_gradient74|acl_data_fifo:fifo                                                                                                                                                                                                         ; acl_data_fifo                                                                ; system       ;
;                            |i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|                                                                                                ; 390.2 (0.0)          ; 517.5 (0.0)                      ; 133.3 (0.0)                                       ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 344 (0)             ; 1170 (0)                  ; 0 (0)         ; 10176             ; 9     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; i_store_unnamed_gradient1_gradient177                                        ; system       ;
;                               |lsu_top:thei_store_unnamed_gradient1_gradient178|                                                                                                                        ; 390.2 (-0.2)         ; 517.5 (0.3)                      ; 133.3 (0.5)                                       ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 344 (0)             ; 1170 (1)                  ; 0 (0)         ; 10176             ; 9     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lsu_top                                                                      ; system       ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                                                                             ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                            ; system       ;
;                                     |acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|                                                                              ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                     ; acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender               ; system       ;
;                                        |acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer|                                                                                                 ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                                                                      ; acl_std_synchronizer_nocut                                                   ; system       ;
;                                  |lsu_bursting_write:bursting_write|                                                                                                                                    ; 390.0 (21.8)         ; 515.9 (24.7)                     ; 131.9 (3.7)                                       ; 6.0 (0.8)                        ; 0.0 (0.0)            ; 343 (15)            ; 1166 (67)                 ; 0 (0)         ; 10176             ; 9     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; lsu_bursting_write                                                           ; system       ;
;                                     |lsu_bursting_write_internal:bursting_write|                                                                                                                        ; 368.3 (134.0)        ; 491.2 (164.9)                    ; 128.2 (35.4)                                      ; 5.2 (4.5)                        ; 0.0 (0.0)            ; 328 (178)           ; 1099 (314)                ; 0 (0)         ; 10176             ; 9     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write                                                                                                                                                                                                                                                                                                                                                                                                                                      ; lsu_bursting_write_internal                                                  ; system       ;
;                                        |acl_data_fifo:ack_fifo|                                                                                                                                         ; 9.3 (0.0)            ; 9.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                                ; system       ;
;                                           |acl_data_fifo:fifo_outer|                                                                                                                                    ; 0.8 (0.0)            ; 0.9 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer                                                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                                ; system       ;
;                                              |acl_data_fifo:fifo|                                                                                                                                       ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                                ; system       ;
;                                              |acl_staging_reg:staging_reg|                                                                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                          ; acl_staging_reg                                                              ; system       ;
;                                           |acl_fifo:fifo_inner|                                                                                                                                         ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner                                                                                                                                                                                                                                                                                                                                                                                           ; acl_fifo                                                                     ; system       ;
;                                              |scfifo:scfifo_component|                                                                                                                                  ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                   ; scfifo                                                                       ; work         ;
;                                                 |scfifo_p3d1:auto_generated|                                                                                                                            ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated                                                                                                                                                                                                                                                                                                                                        ; scfifo_p3d1                                                                  ; work         ;
;                                                    |a_dpfifo_j6a1:dpfifo|                                                                                                                               ; 8.5 (5.5)            ; 8.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (10)             ; 13 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo                                                                                                                                                                                                                                                                                                                   ; a_dpfifo_j6a1                                                                ; work         ;
;                                                       |cntr_vg7:usedw_counter|                                                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo|cntr_vg7:usedw_counter                                                                                                                                                                                                                                                                                            ; cntr_vg7                                                                     ; work         ;
;                                        |acl_data_fifo:req_fifo|                                                                                                                                         ; 154.7 (0.0)          ; 234.7 (0.0)                      ; 80.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 614 (0)                   ; 0 (0)         ; 9216              ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                                ; system       ;
;                                           |acl_data_fifo:fifo_outer|                                                                                                                                    ; 137.2 (0.0)          ; 216.8 (0.0)                      ; 79.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 587 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer                                                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                                ; system       ;
;                                              |acl_data_fifo:fifo|                                                                                                                                       ; 64.7 (64.7)          ; 144.3 (144.3)                    ; 79.7 (79.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 298 (298)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                                ; system       ;
;                                              |acl_staging_reg:staging_reg|                                                                                                                              ; 72.5 (72.5)          ; 72.5 (72.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 289 (289)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                          ; acl_staging_reg                                                              ; system       ;
;                                           |acl_fifo:fifo_inner|                                                                                                                                         ; 17.5 (0.0)           ; 17.9 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 27 (0)                    ; 0 (0)         ; 9216              ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner                                                                                                                                                                                                                                                                                                                                                                                           ; acl_fifo                                                                     ; system       ;
;                                              |scfifo:scfifo_component|                                                                                                                                  ; 17.5 (0.0)           ; 17.9 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 27 (0)                    ; 0 (0)         ; 9216              ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                   ; scfifo                                                                       ; work         ;
;                                                 |scfifo_s6d1:auto_generated|                                                                                                                            ; 17.5 (0.0)           ; 17.9 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 27 (0)                    ; 0 (0)         ; 9216              ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated                                                                                                                                                                                                                                                                                                                                        ; scfifo_s6d1                                                                  ; work         ;
;                                                    |a_dpfifo_m9a1:dpfifo|                                                                                                                               ; 17.5 (10.5)          ; 17.9 (10.9)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (21)             ; 27 (13)                   ; 0 (0)         ; 9216              ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo                                                                                                                                                                                                                                                                                                                   ; a_dpfifo_m9a1                                                                ; work         ;
;                                                       |altsyncram_lkn1:FIFOram|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9216              ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_lkn1:FIFOram                                                                                                                                                                                                                                                                                           ; altsyncram_lkn1                                                              ; work         ;
;                                                       |cntr_hgb:rd_ptr_msb|                                                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                                               ; cntr_hgb                                                                     ; work         ;
;                                                       |cntr_igb:wr_ptr|                                                                                                                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                                   ; cntr_igb                                                                     ; work         ;
;                                                       |cntr_ug7:usedw_counter|                                                                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                                            ; cntr_ug7                                                                     ; work         ;
;                                        |acl_data_fifo:req_fifo2|                                                                                                                                        ; 36.3 (0.0)           ; 45.0 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 91 (0)                    ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                                ; system       ;
;                                           |acl_data_fifo:fifo_outer|                                                                                                                                    ; 19.3 (0.0)           ; 26.8 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer                                                                                                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                                ; system       ;
;                                              |acl_data_fifo:fifo|                                                                                                                                       ; 7.7 (7.7)            ; 15.0 (15.0)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                ; system       ;
;                                              |acl_staging_reg:staging_reg|                                                                                                                              ; 11.7 (11.7)          ; 11.8 (11.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                         ; acl_staging_reg                                                              ; system       ;
;                                           |acl_fifo:fifo_inner|                                                                                                                                         ; 17.0 (0.0)           ; 18.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 28 (0)                    ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner                                                                                                                                                                                                                                                                                                                                                                                          ; acl_fifo                                                                     ; system       ;
;                                              |scfifo:scfifo_component|                                                                                                                                  ; 17.0 (0.0)           ; 18.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 28 (0)                    ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                                                                       ; work         ;
;                                                 |scfifo_t4d1:auto_generated|                                                                                                                            ; 17.0 (0.0)           ; 18.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 28 (0)                    ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated                                                                                                                                                                                                                                                                                                                                       ; scfifo_t4d1                                                                  ; work         ;
;                                                    |a_dpfifo_n7a1:dpfifo|                                                                                                                               ; 17.0 (10.0)          ; 18.2 (11.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (21)             ; 28 (14)                   ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo                                                                                                                                                                                                                                                                                                                  ; a_dpfifo_n7a1                                                                ; work         ;
;                                                       |altsyncram_ngn1:FIFOram|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|altsyncram_ngn1:FIFOram                                                                                                                                                                                                                                                                                          ; altsyncram_ngn1                                                              ; work         ;
;                                                       |cntr_hgb:rd_ptr_msb|                                                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                                              ; cntr_hgb                                                                     ; work         ;
;                                                       |cntr_igb:wr_ptr|                                                                                                                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                                  ; cntr_igb                                                                     ; work         ;
;                                                       |cntr_ug7:usedw_counter|                                                                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                                           ; cntr_ug7                                                                     ; work         ;
;                                        |bursting_coalescer:coalescer|                                                                                                                                   ; 33.9 (33.9)          ; 37.1 (37.1)                      ; 4.0 (4.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 52 (52)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer                                                                                                                                                                                                                                                                                                                                                                                                         ; bursting_coalescer                                                           ; system       ;
;                         |gradient_B1_branch:thegradient_B1_branch|                                                                                                                                      ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|gradient_B1_branch:thegradient_B1_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; gradient_B1_branch                                                           ; system       ;
;                         |gradient_B1_merge:thegradient_B1_merge|                                                                                                                                        ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|gradient_B1_merge:thegradient_B1_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; gradient_B1_merge                                                            ; system       ;
;                      |bb_gradient_B1_sr_1:thebb_gradient_B1_sr_1_aunroll_x|                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1_sr_1:thebb_gradient_B1_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; bb_gradient_B1_sr_1                                                          ; system       ;
;                      |bb_gradient_B2:thebb_gradient_B2|                                                                                                                                                 ; 2.0 (0.0)            ; 2.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B2:thebb_gradient_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; bb_gradient_B2                                                               ; system       ;
;                         |bb_gradient_B2_stall_region:thebb_gradient_B2_stall_region|                                                                                                                    ; 2.0 (0.5)            ; 2.7 (0.6)                        ; 0.7 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 6 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B2:thebb_gradient_B2|bb_gradient_B2_stall_region:thebb_gradient_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; bb_gradient_B2_stall_region                                                  ; system       ;
;                            |i_acl_push_i1_throttle_push_gradient179:thei_acl_push_i1_throttle_push_gradient|                                                                                            ; 1.5 (0.0)            ; 2.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B2:thebb_gradient_B2|bb_gradient_B2_stall_region:thebb_gradient_B2_stall_region|i_acl_push_i1_throttle_push_gradient179:thei_acl_push_i1_throttle_push_gradient                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; i_acl_push_i1_throttle_push_gradient179                                      ; system       ;
;                               |acl_push:thei_acl_push_i1_throttle_push_gradient180|                                                                                                                     ; 1.5 (0.0)            ; 2.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B2:thebb_gradient_B2|bb_gradient_B2_stall_region:thebb_gradient_B2_stall_region|i_acl_push_i1_throttle_push_gradient179:thei_acl_push_i1_throttle_push_gradient|acl_push:thei_acl_push_i1_throttle_push_gradient180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_push                                                                     ; system       ;
;                                  |acl_token_fifo_counter:fifo|                                                                                                                                          ; 1.5 (1.5)            ; 2.1 (2.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B2:thebb_gradient_B2|bb_gradient_B2_stall_region:thebb_gradient_B2_stall_region|i_acl_push_i1_throttle_push_gradient179:thei_acl_push_i1_throttle_push_gradient|acl_push:thei_acl_push_i1_throttle_push_gradient180|acl_token_fifo_counter:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_token_fifo_counter                                                       ; system       ;
;                      |bb_gradient_B2_sr_0:thebb_gradient_B2_sr_0_aunroll_x|                                                                                                                             ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B2_sr_0:thebb_gradient_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; bb_gradient_B2_sr_0                                                          ; system       ;
;                      |i_acl_pipeline_keep_going_gradient_sr:thei_acl_pipeline_keep_going_gradient_sr|                                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|i_acl_pipeline_keep_going_gradient_sr:thei_acl_pipeline_keep_going_gradient_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i_acl_pipeline_keep_going_gradient_sr                                        ; system       ;
;       |system_acl_iface:acl_iface|                                                                                                                                                                      ; 1661.4 (1.0)         ; 1397.5 (0.5)                     ; 0.0 (0.0)                                         ; 263.9 (0.5)                      ; 0.0 (0.0)            ; 1596 (1)            ; 1926 (0)                  ; 0 (0)         ; 69888             ; 20    ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_acl_iface                                                             ; system       ;
;          |altera_avalon_mm_bridge:pipe_stage_host_ctrl|                                                                                                                                                 ; 68.7 (68.7)          ; 61.8 (61.8)                      ; 0.0 (0.0)                                         ; 6.9 (6.9)                        ; 0.0 (0.0)            ; 11 (11)             ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_host_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_mm_bridge                                                      ; system       ;
;          |altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|                                                                                                                               ; 131.0 (12.6)         ; 112.8 (11.6)                     ; 0.0 (0.0)                                         ; 18.3 (1.0)                       ; 0.0 (0.0)            ; 150 (22)            ; 139 (9)                   ; 0 (0)         ; 36864             ; 15    ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_mm_clock_crossing_bridge                                       ; system       ;
;             |altera_avalon_dc_fifo:cmd_fifo|                                                                                                                                                            ; 65.7 (51.3)          ; 54.9 (44.3)                      ; 0.0 (0.0)                                         ; 10.8 (7.1)                       ; 0.0 (0.0)            ; 73 (73)             ; 61 (33)                   ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_dc_fifo                                                        ; system       ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                                                                                         ; 8.0 (0.0)            ; 5.6 (0.0)                        ; 0.0 (0.0)                                         ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_dcfifo_synchronizer_bundle                                            ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                                                                                             ; 1.4 (1.4)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                                                                                             ; 1.5 (1.5)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                                                                                             ; 1.1 (1.1)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                                                                                             ; 1.3 (1.3)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                                                                                                                             ; 1.3 (1.3)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                                                                                        ; 6.3 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_dcfifo_synchronizer_bundle                                            ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                                                                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                                                                                             ; 0.9 (0.9)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                                                                                             ; 1.1 (1.1)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                                                                                             ; 1.5 (1.5)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                                                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                |altsyncram:mem_rtl_0|                                                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                                                   ; work         ;
;                   |altsyncram_g9j1:auto_generated|                                                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_g9j1                                                              ; work         ;
;             |altera_avalon_dc_fifo:rsp_fifo|                                                                                                                                                            ; 52.8 (40.5)          ; 46.3 (34.5)                      ; 0.0 (0.0)                                         ; 6.5 (6.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 69 (41)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_dc_fifo                                                        ; system       ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                                                                                         ; 5.9 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_dcfifo_synchronizer_bundle                                            ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                                                                                                                             ; 1.3 (1.3)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                                ; system       ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                                                                                        ; 6.3 (0.0)            ; 6.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_dcfifo_synchronizer_bundle                                            ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                                                                                             ; 1.3 (1.3)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                                                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                                ; system       ;
;                |altsyncram:mem_rtl_0|                                                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                                                   ; work         ;
;                   |altsyncram_0aj1:auto_generated|                                                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_0aj1                                                              ; work         ;
;          |altera_reset_controller:rst_controller|                                                                                                                                                       ; 2.0 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                                                      ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                                    ; system       ;
;          |altera_reset_controller:rst_controller_001|                                                                                                                                                   ; 2.8 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                                                      ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                ; 2.8 (2.8)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                                    ; system       ;
;          |altera_reset_controller:rst_controller_002|                                                                                                                                                   ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                                                      ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                                    ; system       ;
;          |altera_reset_controller:rst_controller_003|                                                                                                                                                   ; 1.8 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                                                      ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                ; 1.8 (1.8)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                                    ; system       ;
;          |system_acl_iface_acl_kernel_clk:acl_kernel_clk|                                                                                                                                               ; 15.0 (0.0)           ; 13.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_acl_iface_acl_kernel_clk                                              ; system       ;
;             |altera_reset_controller:rst_controller|                                                                                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                                      ; system       ;
;             |altera_reset_controller:rst_controller_002|                                                                                                                                                ; 6.0 (4.0)            ; 5.5 (4.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 5 (4)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                                                      ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                             ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                                                    ; system       ;
;             |sw_reset:pll_sw_reset|                                                                                                                                                                     ; 8.8 (8.8)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sw_reset                                                                     ; system       ;
;             |system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|                                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_acl_iface_acl_kernel_clk_kernel_pll                                   ; system       ;
;                |altera_pll:altera_pll_i|                                                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_pll                                                                   ; work         ;
;                   |altera_cyclonev_pll:cyclonev_pll|                                                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_cyclonev_pll                                                          ; work         ;
;                      |altera_cyclonev_pll_base:fpll_0|                                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_cyclonev_pll_base                                                     ; work         ;
;          |system_acl_iface_acl_kernel_interface:acl_kernel_interface|                                                                                                                                   ; 765.9 (0.0)          ; 668.0 (0.0)                      ; 0.0 (0.0)                                         ; 97.9 (0.0)                       ; 0.0 (0.0)            ; 635 (0)             ; 1127 (0)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_acl_iface_acl_kernel_interface                                        ; system       ;
;             |altera_address_span_extender:address_span_extender_0|                                                                                                                                      ; 21.3 (21.3)          ; 17.5 (17.5)                      ; 0.0 (0.0)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 3 (3)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_address_span_extender                                                 ; system       ;
;             |altera_avalon_mm_bridge:kernel_cntrl|                                                                                                                                                      ; 66.2 (66.2)          ; 60.4 (60.4)                      ; 0.0 (0.0)                                         ; 5.8 (5.8)                        ; 0.0 (0.0)            ; 8 (8)               ; 141 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_mm_bridge                                                      ; system       ;
;             |altera_avalon_mm_bridge:kernel_cra|                                                                                                                                                        ; 136.5 (136.5)        ; 118.6 (118.6)                    ; 0.0 (0.0)                                         ; 17.9 (17.9)                      ; 0.0 (0.0)            ; 21 (21)             ; 271 (271)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_mm_bridge                                                      ; system       ;
;             |altera_reset_controller:reset_controller_sw|                                                                                                                                               ; 2.5 (0.5)            ; 2.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                                                      ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                             ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                                    ; system       ;
;             |altera_reset_controller:rst_controller|                                                                                                                                                    ; 11.2 (6.3)           ; 8.7 (5.3)                        ; 0.0 (0.0)                                         ; 2.5 (1.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                                      ; system       ;
;                |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                         ; 2.6 (2.6)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                                    ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                             ; 2.3 (2.3)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                                                    ; system       ;
;             |altera_reset_controller:rst_controller_001|                                                                                                                                                ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                                      ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                                    ; system       ;
;             |altera_reset_controller:rst_controller_002|                                                                                                                                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                                      ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                                    ; system       ;
;             |irq_ena:irq_ena_0|                                                                                                                                                                         ; 2.5 (2.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|irq_ena:irq_ena_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; irq_ena                                                                      ; system       ;
;             |mem_org_mode:mem_org_mode|                                                                                                                                                                 ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; mem_org_mode                                                                 ; system       ;
;             |sw_reset:sw_reset|                                                                                                                                                                         ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; sw_reset                                                                     ; system       ;
;             |system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|                                                                                                                 ; 43.3 (0.0)           ; 39.6 (0.0)                       ; 0.0 (0.0)                                         ; 3.8 (0.0)                        ; 0.0 (0.0)            ; 123 (0)             ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_acl_iface_acl_kernel_interface_mm_interconnect_0                      ; system       ;
;                |altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|                                                                                                                                     ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                                        ; system       ;
;                |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|                                                                                                               ; 2.2 (2.2)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                                   ; system       ;
;                |altera_merlin_slave_agent:kernel_cra_s0_agent|                                                                                                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                                    ; system       ;
;                |altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter|                                                                                                                            ; 19.8 (19.8)          ; 18.8 (18.8)                      ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                                                  ; system       ;
;                |altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter|                                                                                                                            ; 10.5 (10.5)          ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                                                  ; system       ;
;             |system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|                                                                                                                 ; 469.0 (0.0)          ; 407.2 (0.0)                      ; 0.0 (0.0)                                         ; 61.8 (0.0)                       ; 0.0 (0.0)            ; 453 (0)             ; 611 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_acl_iface_acl_kernel_interface_mm_interconnect_1                      ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|                                                                                                                    ; 22.3 (22.3)          ; 20.3 (20.3)                      ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                        ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|                                                                                                                      ; 17.7 (17.7)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 16 (16)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                        ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|                                                                                                          ; 64.7 (64.7)          ; 50.2 (50.2)                      ; 0.0 (0.0)                                         ; 14.5 (14.5)                      ; 0.0 (0.0)            ; 37 (37)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                        ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|                                                                                                            ; 9.2 (9.2)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                        ; system       ;
;                |altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|                                                                                                                                       ; 6.4 (6.4)            ; 5.9 (5.9)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                        ; system       ;
;                |altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|                                                                                                                                    ; 9.3 (9.3)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 8 (8)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                        ; system       ;
;                |altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|                                                                                                                                        ; 12.5 (12.5)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 13 (13)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                        ; system       ;
;                |altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|                                                                                                                            ; 18.7 (18.7)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 16 (16)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                        ; system       ;
;                |altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|                                                                                                                                    ; 10.8 (10.8)          ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                        ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                                                                       ; 60.0 (0.0)           ; 52.7 (0.0)                       ; 0.0 (0.0)                                         ; 7.3 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                                     ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                                            ; 60.0 (58.9)          ; 52.7 (51.6)                      ; 0.0 (0.0)                                         ; 7.3 (7.3)                        ; 0.0 (0.0)            ; 11 (11)             ; 113 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                               ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                                ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                                ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                                                                   ; 33.9 (0.0)           ; 29.9 (0.0)                       ; 0.0 (0.0)                                         ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser                                     ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                                            ; 33.9 (32.9)          ; 29.9 (28.9)                      ; 0.0 (0.0)                                         ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 65 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                                               ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                                             ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                                                                   ; 31.6 (0.0)           ; 28.6 (0.0)                       ; 0.0 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser                                     ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                                            ; 31.6 (30.2)          ; 28.6 (27.2)                      ; 0.0 (0.0)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 81 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                                               ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                                                                   ; 19.0 (0.0)           ; 18.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser                                     ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                                            ; 19.0 (17.5)          ; 18.5 (17.3)                      ; 0.0 (0.0)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 52 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                                               ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                                             ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                ; system       ;
;                |altera_merlin_master_agent:kernel_cntrl_m0_agent|                                                                                                                                       ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:kernel_cntrl_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                                                   ; system       ;
;                |altera_merlin_slave_agent:address_span_extender_0_cntl_agent|                                                                                                                           ; 1.5 (1.0)            ; 1.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                                    ; system       ;
;                   |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                                             ; system       ;
;                |altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|                                                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                                    ; system       ;
;                |altera_merlin_slave_agent:mem_org_mode_s_agent|                                                                                                                                         ; 0.5 (0.5)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_org_mode_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                                    ; system       ;
;                |altera_merlin_slave_agent:sw_reset_s_agent|                                                                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_reset_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                                                    ; system       ;
;                |altera_merlin_slave_agent:version_id_0_s_agent|                                                                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:version_id_0_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                                    ; system       ;
;                |altera_merlin_slave_translator:address_span_extender_0_cntl_translator|                                                                                                                 ; 4.7 (4.7)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                               ; system       ;
;                |altera_merlin_slave_translator:irq_ena_0_s_translator|                                                                                                                                  ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:irq_ena_0_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                               ; system       ;
;                |altera_merlin_slave_translator:mem_org_mode_s_translator|                                                                                                                               ; 2.3 (2.3)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                               ; system       ;
;                |altera_merlin_slave_translator:sw_reset_s_translator|                                                                                                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_reset_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                               ; system       ;
;                |altera_merlin_slave_translator:sys_description_rom_s1_translator|                                                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_description_rom_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                               ; system       ;
;                |altera_merlin_slave_translator:version_id_0_s_translator|                                                                                                                               ; 4.7 (4.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                               ; system       ;
;                |altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|                                                                                                                                  ; 13.9 (13.9)          ; 12.2 (12.2)                      ; 0.0 (0.0)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 16 (16)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                                                ; system       ;
;                |altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|                                                                                                             ; 16.2 (16.2)          ; 13.7 (13.7)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 28 (28)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                                                  ; system       ;
;                |altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter|                                                                                                             ; 6.8 (6.8)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                                                  ; system       ;
;                |altera_merlin_width_adapter:sys_description_rom_s1_cmd_width_adapter|                                                                                                                   ; 33.7 (33.7)          ; 29.7 (29.7)                      ; 0.0 (0.0)                                         ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sys_description_rom_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                                                  ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux|                                                                                                            ; 6.9 (6.9)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux            ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router|                                                                                                                  ; 10.9 (10.9)          ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_acl_iface_acl_kernel_interface_mm_interconnect_1_router               ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                                                ; 37.7 (37.7)          ; 33.9 (33.9)                      ; 0.0 (0.0)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 71 (71)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux              ; system       ;
;             |system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|                                                                                                             ; 1.5 (1.5)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_acl_iface_acl_kernel_interface_sys_description_rom                    ; system       ;
;                |altsyncram:the_altsyncram|                                                                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                                                   ; work         ;
;                   |altsyncram_2em1:auto_generated|                                                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_2em1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_2em1                                                              ; work         ;
;          |system_acl_iface_hps:hps|                                                                                                                                                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_acl_iface_hps                                                         ; system       ;
;             |system_acl_iface_hps_fpga_interfaces:fpga_interfaces|                                                                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_acl_iface_hps_fpga_interfaces                                         ; system       ;
;             |system_acl_iface_hps_hps_io:hps_io|                                                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_acl_iface_hps_hps_io                                                  ; system       ;
;                |system_acl_iface_hps_hps_io_border:border|                                                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_acl_iface_hps_hps_io_border                                           ; system       ;
;                   |hps_sdram:hps_sdram_inst|                                                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; hps_sdram                                                                    ; system       ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_mem_if_dll_cyclonev                                                   ; system       ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_mem_if_hard_memory_controller_top_cyclonev                            ; system       ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_mem_if_oct_cyclonev                                                   ; system       ;
;                      |hps_sdram_p0:p0|                                                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; hps_sdram_p0                                                                 ; system       ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; hps_sdram_p0_acv_hard_memphy                                                 ; system       ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; hps_sdram_p0_acv_hard_io_pads                                                ; system       ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hps_sdram_p0_acv_hard_addr_cmd_pads                                          ; system       ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altddio_out                                                                  ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; ddio_out_uqe                                                                 ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; hps_sdram_p0_acv_ldc                                                         ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hps_sdram_p0_acv_ldc                                                         ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hps_sdram_p0_acv_ldc                                                         ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hps_sdram_p0_acv_ldc                                                         ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; hps_sdram_p0_acv_ldc                                                         ; system       ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; hps_sdram_p0_clock_pair_generator                                            ; system       ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; hps_sdram_p0_generic_ddio                                                    ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; hps_sdram_p0_generic_ddio                                                    ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; hps_sdram_p0_generic_ddio                                                    ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; hps_sdram_p0_generic_ddio                                                    ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; hps_sdram_p0_altdqdqs                                                        ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                                  ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; hps_sdram_p0_altdqdqs                                                        ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                                  ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; hps_sdram_p0_altdqdqs                                                        ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                                  ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; hps_sdram_p0_altdqdqs                                                        ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                                  ; system       ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; hps_sdram_p0_acv_ldc                                                         ; system       ;
;                      |hps_sdram_pll:pll|                                                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; hps_sdram_pll                                                                ; system       ;
;          |system_acl_iface_mm_interconnect_0:mm_interconnect_0|                                                                                                                                         ; 262.3 (0.0)          ; 199.8 (0.0)                      ; 0.0 (0.0)                                         ; 62.5 (0.0)                       ; 0.0 (0.0)            ; 279 (0)             ; 152 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_acl_iface_mm_interconnect_0                                           ; system       ;
;             |altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|                                                                                                                                  ; 150.5 (150.5)        ; 105.0 (105.0)                    ; 0.0 (0.0)                                         ; 45.5 (45.5)                      ; 0.0 (0.0)            ; 104 (104)           ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                        ; system       ;
;             |altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent|                                                                                                             ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                                                   ; system       ;
;             |altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|                                                                                                   ; 83.7 (83.7)          ; 71.7 (71.7)                      ; 0.0 (0.0)                                         ; 12.0 (12.0)                      ; 0.0 (0.0)            ; 136 (136)           ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_translator                                              ; system       ;
;             |altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|                                                                                                                                       ; 26.0 (4.5)           ; 21.5 (3.0)                       ; 0.0 (0.0)                                         ; 4.5 (1.5)                        ; 0.0 (0.0)            ; 37 (5)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                                    ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                                          ; 21.5 (21.5)          ; 18.5 (18.5)                      ; 0.0 (0.0)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                                             ; system       ;
;          |system_acl_iface_mm_interconnect_1:mm_interconnect_1|                                                                                                                                         ; 371.4 (0.0)          ; 304.2 (0.0)                      ; 0.0 (0.0)                                         ; 67.2 (0.0)                       ; 0.0 (0.0)            ; 428 (0)             ; 300 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_acl_iface_mm_interconnect_1                                           ; system       ;
;             |altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|                                                                                                                            ; 14.2 (14.2)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                        ; system       ;
;                |altsyncram:mem_rtl_0|                                                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                                                   ; work         ;
;                   |altsyncram_00n1:auto_generated|                                                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram_00n1                                                              ; work         ;
;             |altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|                                                                                                                              ; 74.0 (74.0)          ; 58.8 (58.8)                      ; 0.0 (0.0)                                         ; 15.2 (15.2)                      ; 0.0 (0.0)            ; 34 (34)             ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                        ; system       ;
;             |altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|                                                                                                                                   ; 69.5 (34.0)          ; 60.5 (29.5)                      ; 0.0 (0.0)                                         ; 9.0 (4.5)                        ; 0.0 (0.0)            ; 100 (54)            ; 30 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_axi_master_ni                                                  ; system       ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                                                                                  ; 35.5 (35.5)          ; 31.0 (31.0)                      ; 0.0 (0.0)                                         ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 46 (46)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_address_alignment                                              ; system       ;
;             |altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|                                                                                                                         ; 134.9 (0.0)          ; 111.8 (0.0)                      ; 0.0 (0.0)                                         ; 23.1 (0.0)                       ; 0.0 (0.0)            ; 152 (0)             ; 132 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                                                  ; system       ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                                                                        ; 134.9 (134.6)        ; 111.8 (111.5)                    ; 0.0 (0.0)                                         ; 23.1 (23.1)                      ; 0.0 (0.0)            ; 152 (151)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                                             ; system       ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_address_alignment                                              ; system       ;
;             |altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent|                                                                                                                                   ; 20.2 (4.0)           ; 17.7 (4.0)                       ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 27 (8)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                                    ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                                          ; 16.2 (16.2)          ; 13.7 (13.7)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 19 (19)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                                             ; system       ;
;             |system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                                                                        ; 56.4 (49.4)          ; 42.7 (36.7)                      ; 0.0 (0.0)                                         ; 13.7 (12.7)                      ; 0.0 (0.0)            ; 97 (91)             ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_acl_iface_mm_interconnect_1_cmd_mux                                   ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                           ; 7.0 (7.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                                     ; system       ;
;             |system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux|                                                                                                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_acl_iface_mm_interconnect_1_rsp_demux                                 ; system       ;
;          |system_acl_iface_mm_interconnect_2:mm_interconnect_2|                                                                                                                                         ; 37.6 (0.0)           ; 31.2 (0.0)                       ; 0.0 (0.0)                                         ; 6.3 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_acl_iface_mm_interconnect_2                                           ; system       ;
;             |altera_avalon_sc_fifo:acl_kernel_interface_ctrl_agent_rsp_fifo|                                                                                                                            ; 5.9 (5.9)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:acl_kernel_interface_ctrl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                        ; system       ;
;             |altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|                                                                                                                                         ; 4.7 (4.7)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                        ; system       ;
;             |altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent|                                                                                                                                  ; 1.0 (1.0)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                                   ; system       ;
;             |altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent|                                                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                                    ; system       ;
;             |altera_merlin_slave_agent:version_id_s_agent|                                                                                                                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:version_id_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                                    ; system       ;
;             |altera_merlin_slave_translator:version_id_s_translator|                                                                                                                                    ; 7.2 (7.2)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:version_id_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                               ; system       ;
;             |altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter|                                                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                                                ; system       ;
;             |system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux|                                                                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_acl_iface_mm_interconnect_2_cmd_demux                                 ; system       ;
;             |system_acl_iface_mm_interconnect_2_router:router|                                                                                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_acl_iface_mm_interconnect_2_router                                    ; system       ;
;             |system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                                                                        ; 9.8 (9.8)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_acl_iface_mm_interconnect_2_rsp_mux                                   ; system       ;
;          |system_acl_iface_pll:pll|                                                                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_acl_iface_pll                                                         ; system       ;
;             |altera_pll:altera_pll_i|                                                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_pll                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                    ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; fpga_led_output[0]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[1]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[2]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[3]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_a[0]     ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]     ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]     ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]     ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]     ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[13]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[14]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke      ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n     ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt      ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]    ; Output   ; --   ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; emac_mdc            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_tx_ctl         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_tx_clk         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_stp            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_clk              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; uart_tx             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]    ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; emac_mdio           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[0]           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[1]           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[2]           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[3]           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[4]           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[5]           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[6]           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[7]           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_cmd              ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[0]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[1]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[2]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[3]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[0]              ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; i2c_sda             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; i2c_scl             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_clk_50         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[0]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[1]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[2]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[3]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rx_clk         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rx_ctl         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; uart_rx             ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; usb1_clk            ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; usb1_dir            ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; usb1_nxt            ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; fpga_reset_n        ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                             ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; emac_mdio                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; usb1_d[0]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; usb1_d[1]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; usb1_d[2]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; usb1_d[3]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; usb1_d[4]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; usb1_d[5]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; usb1_d[6]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; usb1_d[7]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; sd_cmd                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; sd_d[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; led[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; i2c_sda                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; i2c_scl                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; emac_rxd[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[1]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[2]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[3]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rx_clk                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rx_ctl                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; uart_rx                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; usb1_clk                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; usb1_dir                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; usb1_nxt                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; fpga_reset_n                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; async_counter_30:AC30|count_a[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X66_Y3_N44                                ; 16      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14                                     ; 966     ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; fpga_reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PIN_AA14                                     ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp|datavalid~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y54_N54                         ; 193     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y56_N12                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y57_N3                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y56_N42                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y56_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y56_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y56_N15                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y56_N48                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y55_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y55_N57                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y55_N12                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y55_N15                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y55_N30                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y56_N12                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y55_N33                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y58_N48                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y58_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y58_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y58_N42                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y58_N39                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y58_N48                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y58_N3                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y58_N0                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y58_N51                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y59_N33                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y57_N39                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y55_N33                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y56_N51                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y58_N51                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~34                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y58_N0                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y57_N36                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y58_N42                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y58_N45                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y57_N57                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y57_N0                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y59_N30                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y56_N0                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y56_N27                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y56_N24                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y56_N3                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~44                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y56_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y56_N57                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y55_N42                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y55_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y55_N57                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y55_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y59_N39                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y55_N42                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~51                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y55_N45                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~52                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y59_N6                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y56_N57                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y59_N15                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~55                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y59_N57                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~56                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y59_N42                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~57                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y59_N9                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~58                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y59_N57                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~59                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y59_N15                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y59_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~60                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y59_N12                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~61                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y59_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~62                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y59_N12                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y59_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y59_N51                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y55_N48                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y59_N24                          ; 158     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y56_N3                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|rf_read~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y56_N33                          ; 530     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|_~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X60_Y30_N51                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_0[12]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X59_Y28_N54                         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_0[12]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X57_Y29_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_1[22]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X60_Y30_N45                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_1[22]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X65_Y29_N9                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_2[10]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X60_Y30_N33                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_id_iterator:gradient_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_2[10]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X62_Y30_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_kernel_finish_detector:gradient_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][73]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X67_Y28_N15                          ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_start_signal_chain_element:gradient_start_elem_inst_0|start_kernel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X45_Y42_N41                               ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_work_group_dispatcher:gradient_workgroup_dispatcher|group_id[0][31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y26_N57                         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_work_group_dispatcher:gradient_workgroup_dispatcher|group_id[0][31]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y26_N39                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_work_group_dispatcher:gradient_workgroup_dispatcher|group_id[1][30]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X64_Y26_N57                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_work_group_dispatcher:gradient_workgroup_dispatcher|group_id[1][30]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y26_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_work_group_dispatcher:gradient_workgroup_dispatcher|group_id[2][31]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y24_N42                         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_work_group_dispatcher:gradient_workgroup_dispatcher|group_id[2][31]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y26_N45                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|acl_work_group_dispatcher:gradient_workgroup_dispatcher|started~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X65_Y26_N36                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_0_q[0]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X62_Y29_N33                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_0_q[16]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y29_N9                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_0_q[24]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y29_N12                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_0_q[8]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X62_Y29_N3                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_2_q[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X62_Y29_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_2_q[16]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y29_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_2_q[24]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y29_N42                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_2_q[8]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X61_Y29_N51                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_4_q[15]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y28_N39                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_4_q[23]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y30_N51                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_4_q[31]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y29_N24                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|arguments_4_q[7]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X61_Y29_N45                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|cra_output_readdatavalid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X75_Y23_N5                                ; 65      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_0_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y28_N33                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_0_q[16]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y26_N3                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_0_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y28_N21                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_0_q[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y27_N0                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_1_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y28_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_1_q[16]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y28_N24                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_1_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y27_N57                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_1_q[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X70_Y28_N15                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_2_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X62_Y29_N30                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_2_q[16]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y29_N6                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_2_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y29_N51                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|local_size_reg_2_q[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X62_Y29_N54                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_0_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y28_N48                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_0_q[16]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y27_N54                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_0_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y27_N30                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_0_q[8]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X70_Y27_N12                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_1_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X62_Y27_N57                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_1_q[16]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y26_N9                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_1_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y28_N27                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_1_q[8]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X62_Y29_N15                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_2_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y29_N36                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_2_q[16]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y27_N15                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_2_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y27_N18                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|num_groups_reg_2_q[8]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X70_Y27_N36                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|start_NO_SHIFT_REG_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X66_Y26_N35                               ; 425     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|status_NO_SHIFT_REG_q[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X62_Y27_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|status_NO_SHIFT_REG_q[11]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X63_Y28_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|status_NO_SHIFT_REG_q[13]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X66_Y26_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|status_NO_SHIFT_REG_q[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X63_Y28_N39                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|workgroup_size_NO_SHIFT_REG_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X70_Y29_N15                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|workgroup_size_NO_SHIFT_REG_q[16]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X70_Y29_N0                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|workgroup_size_NO_SHIFT_REG_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X70_Y27_N24                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_function_cra_slave:gradient_cra_slave_inst|workgroup_size_NO_SHIFT_REG_q[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X70_Y27_N42                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|SE_out_gradient_B1_merge_reg_aunroll_x_StallValid[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y34_N9                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|SE_redist0_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_1_3_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y46_N30                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|SE_redist0_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_1_3_1_R_v_0[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y47_N9                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|SE_redist0_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_1_3_2_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y51_N24                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|SR_SE_redist0_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_1_3_1_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X42_Y46_N23                               ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:thebubble_out_i_load_unnamed_gradient0_gradient_data_reg|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y52_N24                         ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:thebubble_out_i_load_unnamed_gradient0_gradient_data_reg|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X37_Y48_N5                                ; 55      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y46_N54                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y46_N48                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y46_N18                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y46_N48                         ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y50_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y50_N21                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y50_N51                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y46_N0                           ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|_~2                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y41_N24                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y41_N39                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y41_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y45_N27                          ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y45_N42                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y45_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|altsyncram_ldn1:FIFOram|q_b[0]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; M10K_X38_Y45_N0                              ; 127     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y45_N48                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y34_N51                          ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|gradient_B1_merge_reg:thegradient_B1_merge_reg_aunroll_x|gradient_B1_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X50_Y34_N35                               ; 68      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer|dreg[1]                                                                                                                                                                                                                                                                                                              ; FF_X43_Y50_N14                               ; 166     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y59_N54                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X42_Y58_N56                               ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y47_N33                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|comb~3                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y49_N27                          ; 6       ; Read enable                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|i_address_r[5]~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y49_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|i_address_rr[5]~0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y49_N0                           ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|i_valid_rr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y49_N42                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|internal_flush                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y47_N18                          ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_avalon_bust_master:u_burst_master|fifo_data_valid                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y51_N57                          ; 6       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|avm_burst_size[4]~1                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y49_N18                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|fifo_flush                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y49_N48                          ; 78      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|wr_addr[29]~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y51_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|_~3                 ; LABCELL_X45_Y46_N12                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|_~4                 ; LABCELL_X43_Y46_N15                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|pulse_ram_output~2  ; LABCELL_X43_Y46_N30                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|valid_wreq          ; LABCELL_X45_Y46_N3                           ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i10_coalesce_counter_push13_gradient13:thei_acl_push_i10_coalesce_counter_push13_gradient|acl_push:thei_acl_push_i10_coalesce_counter_push13_gradient14|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                     ; LABCELL_X46_Y34_N3                           ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i1_notexitcond_gradient42:thei_acl_push_i1_notexitcond_gradient|acl_push:thei_acl_push_i1_notexitcond_gradient43|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                           ; MLABCELL_X47_Y34_N45                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i32_count_08_push10_gradient36:thei_acl_push_i32_count_08_push10_gradient|acl_push:thei_acl_push_i32_count_08_push10_gradient37|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                        ; FF_X50_Y34_N53                               ; 98      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i4_cleanups_push12_gradient45:thei_acl_push_i4_cleanups_push12_gradient|acl_push:thei_acl_push_i4_cleanups_push12_gradient46|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                ; LABCELL_X46_Y34_N21                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2:thei_sfc_logic_c0_for_cond_preheader_gradient_c0_enter_gradient2_aunroll_x|i_acl_push_i4_initerations_push11_gradient18:thei_acl_push_i4_initerations_push11_gradient|acl_push:thei_acl_push_i4_initerations_push11_gradient19|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                    ; LABCELL_X48_Y34_N30                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|_~5                ; LABCELL_X31_Y53_N42                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|_~6                ; LABCELL_X30_Y57_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|pulse_ram_output~2 ; LABCELL_X30_Y57_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|valid_wreq         ; LABCELL_X31_Y53_N24                          ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_coalesced_pop3_gradient59:thei_acl_pop_i32_coalesced_pop3_gradient|acl_pop:thei_acl_pop_i32_coalesced_pop3_gradient60|valid_out~0                                                                                                                                                                                                                     ; LABCELL_X33_Y47_N21                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_pop_i32_rows_297_0_coalesced_pop4_gradient53:thei_acl_pop_i32_rows_297_0_coalesced_pop4_gradient|acl_pop:thei_acl_pop_i32_rows_297_0_coalesced_pop4_gradient54|valid_out~1                                                                                                                                                                                    ; LABCELL_X36_Y47_N48                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|_~6                                                                                                             ; LABCELL_X27_Y48_N42                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|_~7                                                                                                             ; LABCELL_X27_Y47_N18                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|pulse_ram_output~2                                                                                              ; LABCELL_X27_Y47_N6                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|valid_wreq                                                                                                      ; MLABCELL_X28_Y47_N36                         ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_push9_gradient133:thei_acl_push_i32_push9_gradient|acl_push:thei_acl_push_i32_push9_gradient134|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                                         ; LABCELL_X37_Y48_N18                          ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_0_0_push8_gradient75:thei_acl_push_i32_rows_0_0_push8_gradient|acl_push:thei_acl_push_i32_rows_0_0_push8_gradient76|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                ; LABCELL_X37_Y48_N27                          ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_1_0_push7_gradient67:thei_acl_push_i32_rows_1_0_push7_gradient|acl_push:thei_acl_push_i32_rows_1_0_push7_gradient68|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                ; LABCELL_X37_Y48_N57                          ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|_~6                                                                            ; LABCELL_X36_Y47_N42                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|_~7                                                                            ; LABCELL_X35_Y47_N51                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|pulse_ram_output~2                                                             ; LABCELL_X36_Y47_N15                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|valid_wreq                                                                     ; LABCELL_X36_Y47_N21                          ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_298_0_push6_gradient71:thei_acl_push_i32_rows_298_0_push6_gradient|acl_push:thei_acl_push_i32_rows_298_0_push6_gradient72|acl_data_fifo:fifo|stall_out                                                                                                                                                                                          ; LABCELL_X37_Y47_N39                          ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_299_0_push5_gradient73:thei_acl_push_i32_rows_299_0_push5_gradient|acl_push:thei_acl_push_i32_rows_299_0_push5_gradient74|acl_data_fifo:fifo|stall_out                                                                                                                                                                                          ; LABCELL_X31_Y48_N30                          ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer|dreg[1]                                                                                                                                                                                                                                                                                                         ; FF_X40_Y62_N41                               ; 446     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y57_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y61_N0                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y59_N36                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                            ; FF_X37_Y59_N14                               ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y59_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y59_N6                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y59_N27                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y59_N48                          ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y61_N39                          ; 298     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                             ; FF_X37_Y61_N35                               ; 579     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y63_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y61_N3                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y63_N15                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y61_N27                          ; 34      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|burst_start_nop~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y60_N33                          ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|last_page_addr~0                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y61_N33                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|o_new_page                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y61_N30                          ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|ready                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y61_N9                           ; 49      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|thread_counter[7]~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y61_N30                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|timeout_counter[4]~0                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X39_Y62_N57                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|timeout_counter_not_all_be[9]~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y62_N24                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|clear_nop_cnt                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y60_N15                          ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[0]~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y63_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[137]~4                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y62_N9                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[191]~5                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y64_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[207]~6                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y64_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[255]~7                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y62_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[63]~1                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y65_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[78]~2                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y62_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[98]~3                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y62_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|write_accepted                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y59_N6                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|o_stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y60_N48                          ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|reg_lsu_i_address[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X36_Y62_N17                               ; 136     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|redist0_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_1_3_2_q[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X33_Y47_N2                                ; 52      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|redist2_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_3_3_2_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X37_Y49_N5                                ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_host_ctrl|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y30_N9                          ; 56      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_host_ctrl|use_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X78_Y30_N5                                ; 55      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_host_ctrl|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y30_N33                         ; 54      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X47_Y63_N42                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y65_N51                         ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|next_out_rd_ptr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y63_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y53_N9                           ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|pending_read_count[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y66_N54                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X52_Y36_N50                               ; 120     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X50_Y73_N53                               ; 115     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X61_Y36_N38                               ; 30      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X64_Y35_N26                               ; 454     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X61_Y35_N37                               ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset|reset_count[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X61_Y35_N56                               ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y7_N1                    ; 6137    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y8_N1                    ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][12]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X83_Y27_N36                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][16]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X83_Y27_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][24]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X85_Y25_N0                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X82_Y28_N15                         ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|use_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X82_Y28_N49                               ; 55      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y28_N42                         ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X78_Y22_N27                         ; 103     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|use_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X81_Y23_N26                               ; 103     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X81_Y23_N21                          ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X88_Y36_N13                               ; 3416    ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X84_Y36_N15                         ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X83_Y28_N44                               ; 371     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X80_Y32_N41                               ; 36      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X81_Y31_N46                               ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X81_Y28_N5                                ; 400     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|reset_count[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X85_Y30_N42                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|slave_readdata                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X85_Y30_N35                               ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X81_Y24_N27                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X80_Y27_N33                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X84_Y27_N42                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X79_Y24_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X79_Y24_N0                           ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X79_Y24_N27                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X78_Y27_N3                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X83_Y29_N3                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X84_Y30_N0                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X82_Y29_N33                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X81_Y29_N36                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X87_Y28_N42                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X87_Y28_N41                               ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X85_Y27_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X82_Y28_N57                         ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X79_Y24_N39                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X84_Y27_N12                         ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X81_Y28_N54                          ; 51      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_org_mode_s_agent|m0_write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X87_Y29_N24                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_reset_s_agent|m0_write~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X85_Y30_N39                          ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X83_Y29_N18                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|save_dest_id~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y28_N18                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|always10~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X84_Y27_N0                          ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|always9~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y27_N9                          ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|wren~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X84_Y29_N24                         ; 4       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2h_sdram0_READDATAVALID[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y70_N12                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y70_N6                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y70_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y70_N24                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y70_N9                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y70_N0                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y70_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y72_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y70_N3                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y70_N51                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y70_N57                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y70_N27                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y70_N42                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y70_N48                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y70_N18                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|write~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y66_N12                          ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y64_N21                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y64_N6                          ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y72_N42                          ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y70_N12                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y35_N39                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y35_N27                          ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X83_Y33_N33                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X83_Y33_N30                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X83_Y33_N42                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X83_Y33_N45                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X83_Y33_N14                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X83_Y33_N38                               ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X83_Y33_N17                               ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|mem_used[3]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X80_Y33_N6                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|awready~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y35_N6                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y35_N0                          ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y33_N39                          ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X80_Y35_N24                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter|save_dest_id~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X78_Y30_N57                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y20_N1                   ; 249     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                   ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; fpga_clk_50                                                                                                                                                                                                                            ; PIN_AF14                              ; 966     ; Global Clock         ; GCLK5            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                   ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 6137    ; Global Clock         ; GCLK4            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                   ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 1       ; Global Clock         ; GCLK6            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X88_Y36_N13                        ; 3416    ; Global Clock         ; GCLK9            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Global Clock         ; GCLK13           ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|fboutclk_wire[0]                                                                                                                         ; FRACTIONALPLL_X0_Y15_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 249     ; Global Clock         ; GCLK7            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg|r_valid ; 579     ;
; system:the_system|gradient_system:gradient_system|global_memory_tree0_mod:global_memory_tree0_inst0|gradient_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|rf_read~0                                                                                                                                                                                                                                                                                                                                                                                ; 530     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                 ; Location                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist3_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_5_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo|altsyncram_ldn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16    ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                ; M10K_X38_Y46_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist4_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_6_15_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|altsyncram_7hn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 1024  ; 16                          ; 28                          ; 16                          ; 28                          ; 448                 ; 1           ; 0     ; None                ; M10K_X38_Y50_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist5_i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x_out_c0_exit_7_17_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|altsyncram_jdn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 1           ; 0     ; None                ; M10K_X41_Y41_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|acl_data_fifo:theredist6_gradient_B1_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|altsyncram_ldn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16    ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None                ; M10K_X38_Y45_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo|altsyncram:mem_rtl_0|altsyncram_k3q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 192          ; 64           ; 192          ; yes                    ; no                      ; yes                    ; no                      ; 12288 ; 64                          ; 192                         ; 64                          ; 192                         ; 12288               ; 5           ; 0     ; None                ; M10K_X41_Y50_N0, M10K_X38_Y51_N0, M10K_X41_Y52_N0, M10K_X41_Y51_N0, M10K_X41_Y53_N0                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|altsyncram_tgn1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 320          ; 8            ; 320          ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 8                           ; 61                          ; 8                           ; 61                          ; 488                 ; 2           ; 0     ; None                ; M10K_X49_Y46_N0, M10K_X41_Y46_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient176:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient_aunroll_x|i_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond_preheader_gradient_c1_exit_gradient184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|altsyncram_7hn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 1024  ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None                ; M10K_X26_Y57_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_coalesced_push3_gradient63:thei_acl_push_i32_coalesced_push3_gradient|acl_push:thei_acl_push_i32_coalesced_push3_gradient64|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_9kn1:FIFOram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 512                         ; 24                          ; 512                         ; 24                          ; 12288               ; 2           ; 0     ; None                ; M10K_X26_Y47_N0, M10K_X26_Y46_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient:thei_sfc_c1_for_cond_preheader_gradient_c1_enter_gradient_aunroll_x|i_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50:thei_sfc_logic_c1_for_cond_preheader_gradient_c1_enter_gradient50_aunroll_x|i_acl_push_i32_rows_297_0_coalesced_push4_gradient57:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient|acl_push:thei_acl_push_i32_rows_297_0_coalesced_push4_gradient58|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_9kn1:FIFOram|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 512                         ; 24                          ; 512                         ; 24                          ; 12288               ; 2           ; 0     ; None                ; M10K_X38_Y48_N0, M10K_X38_Y47_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|altsyncram_ngn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 30           ; 32           ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 960   ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 1           ; 0     ; None                ; M10K_X38_Y57_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_store_unnamed_gradient1_gradient177:thei_store_unnamed_gradient1_gradient|lsu_top:thei_store_unnamed_gradient1_gradient178|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_lkn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 288          ; 32           ; 288          ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 32                          ; 288                         ; 32                          ; 288                         ; 9216                ; 8           ; 0     ; None                ; M10K_X41_Y63_N0, M10K_X38_Y65_N0, M10K_X41_Y65_N0, M10K_X38_Y64_N0, M10K_X38_Y63_N0, M10K_X41_Y64_N0, M10K_X41_Y62_N0, M10K_X38_Y62_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 320          ; 64           ; 320          ; yes                    ; no                      ; yes                    ; yes                     ; 20480 ; 64                          ; 320                         ; 64                          ; 320                         ; 20480               ; 8           ; 0     ; None                ; M10K_X49_Y61_N0, M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X49_Y65_N0, M10K_X49_Y64_N0, M10K_X49_Y63_N0, M10K_X49_Y60_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 256          ; 64           ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 64                          ; 256                         ; 64                          ; 256                         ; 16384               ; 7           ; 0     ; None                ; M10K_X49_Y59_N0, M10K_X49_Y58_N0, M10K_X49_Y56_N0, M10K_X49_Y54_N0, M10K_X49_Y53_N0, M10K_X49_Y51_N0, M10K_X49_Y52_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_2em1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 512          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 32768 ; 512                         ; 64                          ; --                          ; --                          ; 32768               ; 4           ; 0     ; sys_description.hex ; M10K_X76_Y28_N0, M10K_X76_Y30_N0, M10K_X76_Y29_N0, M10K_X76_Y26_N0                                                                     ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; Yes                                         ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                ; M10K_X69_Y35_N0                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 12,815 / 289,320 ( 4 % )  ;
; C12 interconnects                           ; 155 / 13,420 ( 1 % )      ;
; C2 interconnects                            ; 4,048 / 119,108 ( 3 % )   ;
; C4 interconnects                            ; 2,374 / 56,300 ( 4 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,751 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 6 / 16 ( 38 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 332 / 852 ( 39 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 258 / 408 ( 63 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 118 / 156 ( 76 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 1 / 64 ( 2 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,821 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 225 / 12,676 ( 2 % )      ;
; R14/C12 interconnect drivers                ; 339 / 20,720 ( 2 % )      ;
; R3 interconnects                            ; 5,318 / 130,992 ( 4 % )   ;
; R6 interconnects                            ; 8,331 / 266,960 ( 3 % )   ;
; Spine clocks                                ; 27 / 360 ( 8 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 115       ; 0            ; 115       ; 0            ; 32           ; 115       ; 115       ; 0            ; 115       ; 115       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 2            ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 41           ;
; Total Unchecked     ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 0         ; 115          ; 0         ; 115          ; 83           ; 0         ; 0         ; 115          ; 0         ; 0         ; 90           ; 69           ; 115          ; 115          ; 115          ; 90           ; 69           ; 115          ; 115          ; 115          ; 113          ; 69           ; 44           ; 115          ; 115          ; 115          ; 115          ; 74           ;
; Total Fail          ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; fpga_led_output[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_led_output[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_led_output[2]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_led_output[3]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_a[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[2]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[3]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[4]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[5]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[6]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[7]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[8]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[9]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[10]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[11]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[12]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[13]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[14]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[0]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[1]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[2]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ck       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ck_n     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_cke      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cs_n     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ras_n    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cas_n    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_we_n     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_reset_n  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_odt      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[0]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[1]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[2]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[3]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emac_mdc            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; emac_tx_ctl         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; emac_tx_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; emac_txd[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; emac_txd[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; emac_txd[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; emac_txd[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb1_stp            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_clk              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; uart_tx             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dq[0]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[1]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[2]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[3]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[4]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[5]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[6]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[7]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[8]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[9]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[10]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[11]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[12]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[13]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[14]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[15]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[16]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[17]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[18]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[19]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[20]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[21]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[22]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[23]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[24]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[25]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[26]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[27]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[28]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[29]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[30]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[31]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dqs[0]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[1]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[2]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[3]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[0] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[1] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[2] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[3] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; emac_mdio           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb1_d[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb1_d[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb1_d[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb1_d[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb1_d[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb1_d[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb1_d[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb1_d[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_cmd              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_d[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_d[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_d[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_d[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; i2c_sda             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; i2c_scl             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_clk_50         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_oct_rzqin    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emac_rxd[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emac_rxd[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emac_rxd[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emac_rxd[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emac_rx_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; emac_rx_ctl         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; uart_rx             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; usb1_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; usb1_dir            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; usb1_nxt            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; fpga_reset_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                           ; Destination Clock(s)                                                                                      ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 546.4             ;
; the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                           ; the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                           ; 149.7             ;
; fpga_clk_50                                                                                               ; fpga_clk_50                                                                                               ; 41.1              ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1868                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.031             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1869                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a71~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.987             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1867                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a73~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.969             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1870                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a70~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.969             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1871                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a69~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.866             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1844                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a96~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.803             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1847                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a93~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.803             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1875                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a65~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.801             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1948                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a136~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.798             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1862                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a78~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.797             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1952                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a132~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.795             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1863                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a77~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.769             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1950                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a134~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.747             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1916                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a168~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.743             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1919                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a165~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.743             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1836                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a104~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.740             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1907                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a177~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.737             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1935                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a149~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.735             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1943                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a141~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.735             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1956                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a128~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.735             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1745                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.732             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1748                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.732             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1951                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a133~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.731             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1940                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.724             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1742                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.722             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1831                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a109~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.722             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1874                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.719             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1913                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a171~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.719             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1858                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.715             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1903                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a181~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.712             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1864                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a76~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.710             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1841                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a99~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.709             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1949                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a135~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.704             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1873                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a67~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.704             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1947                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a137~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.697             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1930                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a154~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.696             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1953                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a131~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.696             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1894                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a190~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.696             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1899                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a185~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.691             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1932                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a152~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.689             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1734                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.687             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1928                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a156~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.686             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1936                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a148~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.684             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1934                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a150~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.682             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1737                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a59~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.681             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1908                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a176~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.680             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1736                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.680             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1861                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a79~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.678             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1835                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a105~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.676             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1872                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a68~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.676             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1850                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.665             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1954                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a130~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.662             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1905                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a179~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.662             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2030                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a198~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.660             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1901                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a183~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.658             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1849                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a91~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.657             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1833                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a107~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.655             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1750                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.654             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1915                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a169~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.653             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1893                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a191~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.651             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1829                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a111~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.651             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1822                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a118~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.650             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1942                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a142~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.649             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1752                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.649             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1756                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.649             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1860                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.648             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1923                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a161~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.647             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1896                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a188~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.647             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1843                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a97~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.647             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1921                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a163~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.646             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1851                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a89~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.646             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1855                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a85~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.646             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1744                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.645             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1821                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a119~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.643             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1922                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.632             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1911                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a173~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.631             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1839                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a101~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.624             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1938                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a146~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.623             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1740                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.621             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1751                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.616             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1876                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.608             ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|addr_before_fifo     ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a25~portb_address_reg0 ; 0.607             ;
; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_load_unnamed_gradient0_gradient48:thei_load_unnamed_gradient0_gradient|lsu_top:thei_load_unnamed_gradient0_gradient49|lsu_streaming_prefetch_read:streaming_prefetch_read|flush_on_fifo_miss_r ; system:the_system|gradient_system:gradient_system|gradient_std_ic_partition_wrapper:gradient_std_ic_inst|gradient_top_wrapper_0:gradient_inst_0|gradient_function_wrapper:kernel|gradient_function:thegradient_function|bb_gradient_B1:thebb_gradient_B1|bb_gradient_B1_stall_region:thebb_gradient_B1_stall_region|i_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient:thei_sfc_c0_for_cond_preheader_gradient_c0_enter_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient47:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient_aunroll_x|i_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_preheader_gradient_c0_exit_gradient182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|altsyncram_tgn1:FIFOram|ram_block1a25~portb_address_reg0 ; 0.602             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1823                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a117~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.600             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2031                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a197~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.598             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1853                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a87~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.595             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1856                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a84~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.594             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1897                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a187~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.593             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1754                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.593             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1827                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a113~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.591             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1824                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a116~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.591             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1826                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a114~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.590             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1852                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a88~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.590             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1900                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a184~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.589             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1925                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a159~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.588             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1753                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a43~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.588             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1832                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.586             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1825                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a115~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.585             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1924                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a160~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.581             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1866                                                                                                                                                                                                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a74~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.579             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                                                                 ;
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Option                                         ; Usage                                                                                                           ;
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Initialization file:                           ; C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/quartus.ini ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                                                             ;
; fit_enable_long_chain_qfbk_fix                 ; off                                                                                                             ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                                                             ;
; fsv_skip_power_down                            ; on                                                                                                              ;
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (171122): Fitter is preserving placement for 28.33 percent of the design from 0 Post-Fit partition(s) and 1 imported partition(s) of 4 total partition(s)
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 6 clocks (6 global)
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 3327 fanout uses global clock CLKCTRL_G9
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G13
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 7136 fanout uses global clock CLKCTRL_G4
    Info (11162): fpga_clk_50~inputCLKENA0 with 970 fanout uses global clock CLKCTRL_G5
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 257 fanout uses global clock CLKCTRL_G7
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(22): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 22
Warning (332049): Ignored create_clock at top.sdc(22): Argument <targets> is not an object ID File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 22
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 22
Warning (332174): Ignored filter at top.sdc(23): altera_reserved_tdi could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 23
Warning (332174): Ignored filter at top.sdc(23): altera_reserved_tck could not be matched with a clock File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 23
Warning (332049): Ignored set_input_delay at top.sdc(23): Argument <targets> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 23
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 23
Warning (332049): Ignored set_input_delay at top.sdc(23): Argument -clock is not an object ID File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 23
Warning (332174): Ignored filter at top.sdc(24): altera_reserved_tms could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 24
Warning (332049): Ignored set_input_delay at top.sdc(24): Argument <targets> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 24
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 24
Warning (332049): Ignored set_input_delay at top.sdc(24): Argument -clock is not an object ID File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 24
Warning (332174): Ignored filter at top.sdc(25): altera_reserved_tdo could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 25
Warning (332049): Ignored set_output_delay at top.sdc(25): Argument <targets> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 25
    Info (332050): set_output_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdo] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 25
Warning (332049): Ignored set_output_delay at top.sdc(25): Argument -clock is not an object ID File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 25
Warning (332174): Ignored filter at top.sdc(31): fpga_button_pio[0] could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 31
Warning (332049): Ignored set_false_path at top.sdc(31): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 31
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[0]}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 31
Warning (332174): Ignored filter at top.sdc(32): fpga_button_pio[1] could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 32
Warning (332049): Ignored set_false_path at top.sdc(32): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 32
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[1]}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 32
Warning (332174): Ignored filter at top.sdc(33): fpga_dipsw_pio[0] could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 33
Warning (332049): Ignored set_false_path at top.sdc(33): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 33
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[0]}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 33
Warning (332174): Ignored filter at top.sdc(34): fpga_dipsw_pio[1] could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 34
Warning (332049): Ignored set_false_path at top.sdc(34): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 34
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[1]}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 34
Warning (332174): Ignored filter at top.sdc(35): fpga_dipsw_pio[2] could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 35
Warning (332049): Ignored set_false_path at top.sdc(35): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 35
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[2]}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 35
Warning (332174): Ignored filter at top.sdc(36): fpga_dipsw_pio[3] could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 36
Warning (332049): Ignored set_false_path at top.sdc(36): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 36
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[3]}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 36
Warning (332174): Ignored filter at top.sdc(37): fpga_led_pio[0] could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 37
Warning (332049): Ignored set_false_path at top.sdc(37): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 37
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[0]}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 37
Warning (332174): Ignored filter at top.sdc(38): fpga_led_pio[1] could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 38
Warning (332049): Ignored set_false_path at top.sdc(38): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[1]}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 38
Warning (332174): Ignored filter at top.sdc(39): fpga_led_pio[2] could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 39
Warning (332049): Ignored set_false_path at top.sdc(39): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 39
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[2]}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 39
Warning (332174): Ignored filter at top.sdc(40): fpga_led_pio[3] could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 40
Warning (332049): Ignored set_false_path at top.sdc(40): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[3]}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 40
Warning (332174): Ignored filter at top.sdc(43): hps_emac1_TX_CLK could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 43
Warning (332049): Ignored set_false_path at top.sdc(43): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 43
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CLK}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 43
Warning (332174): Ignored filter at top.sdc(44): hps_emac1_TXD0 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 44
Warning (332049): Ignored set_false_path at top.sdc(44): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD0}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 44
Warning (332174): Ignored filter at top.sdc(45): hps_emac1_TXD1 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 45
Warning (332049): Ignored set_false_path at top.sdc(45): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 45
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD1}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 45
Warning (332174): Ignored filter at top.sdc(46): hps_emac1_TXD2 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 46
Warning (332049): Ignored set_false_path at top.sdc(46): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD2}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 46
Warning (332174): Ignored filter at top.sdc(47): hps_emac1_TXD3 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 47
Warning (332049): Ignored set_false_path at top.sdc(47): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD3}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 47
Warning (332174): Ignored filter at top.sdc(48): hps_emac1_MDC could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 48
Warning (332049): Ignored set_false_path at top.sdc(48): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDC}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 48
Warning (332174): Ignored filter at top.sdc(49): hps_emac1_TX_CTL could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 49
Warning (332049): Ignored set_false_path at top.sdc(49): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 49
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CTL}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 49
Warning (332174): Ignored filter at top.sdc(50): hps_qspi_SS0 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 50
Warning (332049): Ignored set_false_path at top.sdc(50): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_SS0}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 50
Warning (332174): Ignored filter at top.sdc(51): hps_qspi_CLK could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 51
Warning (332049): Ignored set_false_path at top.sdc(51): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 51
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_CLK}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 51
Warning (332174): Ignored filter at top.sdc(52): hps_sdio_CLK could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 52
Warning (332049): Ignored set_false_path at top.sdc(52): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CLK}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 52
Warning (332174): Ignored filter at top.sdc(53): hps_usb1_STP could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 53
Warning (332049): Ignored set_false_path at top.sdc(53): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 53
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_STP}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 53
Warning (332174): Ignored filter at top.sdc(54): hps_spim0_CLK could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 54
Warning (332049): Ignored set_false_path at top.sdc(54): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_CLK}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 54
Warning (332174): Ignored filter at top.sdc(55): hps_spim0_MOSI could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 55
Warning (332049): Ignored set_false_path at top.sdc(55): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 55
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_MOSI}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 55
Warning (332174): Ignored filter at top.sdc(56): hps_spim0_SS0 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 56
Warning (332049): Ignored set_false_path at top.sdc(56): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_SS0}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 56
Warning (332174): Ignored filter at top.sdc(57): hps_uart0_TX could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 57
Warning (332049): Ignored set_false_path at top.sdc(57): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports {hps_uart0_TX}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 57
Warning (332174): Ignored filter at top.sdc(58): hps_can0_TX could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 58
Warning (332049): Ignored set_false_path at top.sdc(58): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports {hps_can0_TX}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 58
Warning (332174): Ignored filter at top.sdc(59): hps_trace_CLK could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 59
Warning (332049): Ignored set_false_path at top.sdc(59): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 59
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_CLK}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 59
Warning (332174): Ignored filter at top.sdc(60): hps_trace_D0 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 60
Warning (332049): Ignored set_false_path at top.sdc(60): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D0}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 60
Warning (332174): Ignored filter at top.sdc(61): hps_trace_D1 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 61
Warning (332049): Ignored set_false_path at top.sdc(61): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D1}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 61
Warning (332174): Ignored filter at top.sdc(62): hps_trace_D2 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 62
Warning (332049): Ignored set_false_path at top.sdc(62): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D2}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 62
Warning (332174): Ignored filter at top.sdc(63): hps_trace_D3 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 63
Warning (332049): Ignored set_false_path at top.sdc(63): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 63
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D3}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 63
Warning (332174): Ignored filter at top.sdc(64): hps_trace_D4 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 64
Warning (332049): Ignored set_false_path at top.sdc(64): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D4}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 64
Warning (332174): Ignored filter at top.sdc(65): hps_trace_D5 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 65
Warning (332049): Ignored set_false_path at top.sdc(65): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 65
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D5}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 65
Warning (332174): Ignored filter at top.sdc(66): hps_trace_D6 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 66
Warning (332049): Ignored set_false_path at top.sdc(66): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D6}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 66
Warning (332174): Ignored filter at top.sdc(67): hps_trace_D7 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 67
Warning (332049): Ignored set_false_path at top.sdc(67): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 67
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D7}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 67
Warning (332174): Ignored filter at top.sdc(69): hps_emac1_MDIO could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 69
Warning (332049): Ignored set_false_path at top.sdc(69): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 69
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDIO}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 69
Warning (332174): Ignored filter at top.sdc(70): hps_qspi_IO0 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 70
Warning (332049): Ignored set_false_path at top.sdc(70): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO0}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 70
Warning (332174): Ignored filter at top.sdc(71): hps_qspi_IO1 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 71
Warning (332049): Ignored set_false_path at top.sdc(71): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 71
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO1}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 71
Warning (332174): Ignored filter at top.sdc(72): hps_qspi_IO2 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 72
Warning (332049): Ignored set_false_path at top.sdc(72): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO2}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 72
Warning (332174): Ignored filter at top.sdc(73): hps_qspi_IO3 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 73
Warning (332049): Ignored set_false_path at top.sdc(73): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 73
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO3}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 73
Warning (332174): Ignored filter at top.sdc(74): hps_sdio_CMD could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 74
Warning (332049): Ignored set_false_path at top.sdc(74): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CMD}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 74
Warning (332174): Ignored filter at top.sdc(75): hps_sdio_D0 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 75
Warning (332049): Ignored set_false_path at top.sdc(75): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 75
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D0}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 75
Warning (332174): Ignored filter at top.sdc(76): hps_sdio_D1 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 76
Warning (332049): Ignored set_false_path at top.sdc(76): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D1}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 76
Warning (332174): Ignored filter at top.sdc(77): hps_sdio_D2 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 77
Warning (332049): Ignored set_false_path at top.sdc(77): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 77
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D2}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 77
Warning (332174): Ignored filter at top.sdc(78): hps_sdio_D3 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 78
Warning (332049): Ignored set_false_path at top.sdc(78): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D3}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 78
Warning (332174): Ignored filter at top.sdc(79): hps_usb1_D0 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 79
Warning (332049): Ignored set_false_path at top.sdc(79): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 79
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D0}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 79
Warning (332174): Ignored filter at top.sdc(80): hps_usb1_D1 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 80
Warning (332049): Ignored set_false_path at top.sdc(80): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D1}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 80
Warning (332174): Ignored filter at top.sdc(81): hps_usb1_D2 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 81
Warning (332049): Ignored set_false_path at top.sdc(81): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 81
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D2}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 81
Warning (332174): Ignored filter at top.sdc(82): hps_usb1_D3 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 82
Warning (332049): Ignored set_false_path at top.sdc(82): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D3}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 82
Warning (332174): Ignored filter at top.sdc(83): hps_usb1_D4 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 83
Warning (332049): Ignored set_false_path at top.sdc(83): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 83
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D4}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 83
Warning (332174): Ignored filter at top.sdc(84): hps_usb1_D5 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 84
Warning (332049): Ignored set_false_path at top.sdc(84): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D5}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 84
Warning (332174): Ignored filter at top.sdc(85): hps_usb1_D6 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 85
Warning (332049): Ignored set_false_path at top.sdc(85): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 85
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D6}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 85
Warning (332174): Ignored filter at top.sdc(86): hps_usb1_D7 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 86
Warning (332049): Ignored set_false_path at top.sdc(86): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 86
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D7}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 86
Warning (332174): Ignored filter at top.sdc(87): hps_i2c0_SDA could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 87
Warning (332049): Ignored set_false_path at top.sdc(87): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 87
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SDA}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 87
Warning (332174): Ignored filter at top.sdc(88): hps_i2c0_SCL could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 88
Warning (332049): Ignored set_false_path at top.sdc(88): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 88
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SCL}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 88
Warning (332174): Ignored filter at top.sdc(89): hps_gpio_GPIO09 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 89
Warning (332049): Ignored set_false_path at top.sdc(89): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 89
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO09}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 89
Warning (332174): Ignored filter at top.sdc(90): hps_gpio_GPIO35 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 90
Warning (332049): Ignored set_false_path at top.sdc(90): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 90
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO35}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 90
Warning (332174): Ignored filter at top.sdc(91): hps_gpio_GPIO41 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 91
Warning (332049): Ignored set_false_path at top.sdc(91): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 91
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO41}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 91
Warning (332174): Ignored filter at top.sdc(92): hps_gpio_GPIO42 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 92
Warning (332049): Ignored set_false_path at top.sdc(92): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 92
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO42}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 92
Warning (332174): Ignored filter at top.sdc(93): hps_gpio_GPIO43 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 93
Warning (332049): Ignored set_false_path at top.sdc(93): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 93
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO43}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 93
Warning (332174): Ignored filter at top.sdc(94): hps_gpio_GPIO44 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 94
Warning (332049): Ignored set_false_path at top.sdc(94): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 94
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO44}] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 94
Warning (332049): Ignored set_false_path at top.sdc(96): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 96
    Info (332050): set_false_path -from [get_ports {hps_emac1_MDIO}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 96
Warning (332049): Ignored set_false_path at top.sdc(97): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 97
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO0}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 97
Warning (332049): Ignored set_false_path at top.sdc(98): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 98
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO1}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 98
Warning (332049): Ignored set_false_path at top.sdc(99): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 99
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO2}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 99
Warning (332049): Ignored set_false_path at top.sdc(100): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 100
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO3}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 100
Warning (332049): Ignored set_false_path at top.sdc(101): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 101
    Info (332050): set_false_path -from [get_ports {hps_sdio_CMD}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 101
Warning (332049): Ignored set_false_path at top.sdc(102): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 102
    Info (332050): set_false_path -from [get_ports {hps_sdio_D0}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 102
Warning (332049): Ignored set_false_path at top.sdc(103): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 103
    Info (332050): set_false_path -from [get_ports {hps_sdio_D1}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 103
Warning (332049): Ignored set_false_path at top.sdc(104): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 104
    Info (332050): set_false_path -from [get_ports {hps_sdio_D2}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 104
Warning (332049): Ignored set_false_path at top.sdc(105): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 105
    Info (332050): set_false_path -from [get_ports {hps_sdio_D3}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 105
Warning (332049): Ignored set_false_path at top.sdc(106): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 106
    Info (332050): set_false_path -from [get_ports {hps_usb1_D0}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 106
Warning (332049): Ignored set_false_path at top.sdc(107): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 107
    Info (332050): set_false_path -from [get_ports {hps_usb1_D1}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 107
Warning (332049): Ignored set_false_path at top.sdc(108): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 108
    Info (332050): set_false_path -from [get_ports {hps_usb1_D2}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 108
Warning (332049): Ignored set_false_path at top.sdc(109): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 109
    Info (332050): set_false_path -from [get_ports {hps_usb1_D3}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 109
Warning (332049): Ignored set_false_path at top.sdc(110): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 110
    Info (332050): set_false_path -from [get_ports {hps_usb1_D4}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 110
Warning (332049): Ignored set_false_path at top.sdc(111): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 111
    Info (332050): set_false_path -from [get_ports {hps_usb1_D5}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 111
Warning (332049): Ignored set_false_path at top.sdc(112): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 112
    Info (332050): set_false_path -from [get_ports {hps_usb1_D6}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 112
Warning (332049): Ignored set_false_path at top.sdc(113): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 113
    Info (332050): set_false_path -from [get_ports {hps_usb1_D7}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 113
Warning (332049): Ignored set_false_path at top.sdc(114): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 114
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SDA}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 114
Warning (332049): Ignored set_false_path at top.sdc(115): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 115
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SCL}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 115
Warning (332049): Ignored set_false_path at top.sdc(116): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 116
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO09}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 116
Warning (332049): Ignored set_false_path at top.sdc(117): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 117
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO35}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 117
Warning (332049): Ignored set_false_path at top.sdc(118): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 118
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO41}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 118
Warning (332049): Ignored set_false_path at top.sdc(119): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 119
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO42}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 119
Warning (332049): Ignored set_false_path at top.sdc(120): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 120
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO43}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 120
Warning (332049): Ignored set_false_path at top.sdc(121): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 121
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO44}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 121
Warning (332174): Ignored filter at top.sdc(123): hps_usb1_CLK could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 123
Warning (332049): Ignored set_false_path at top.sdc(123): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 123
    Info (332050): set_false_path -from [get_ports {hps_usb1_CLK}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 123
Warning (332174): Ignored filter at top.sdc(124): hps_usb1_DIR could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 124
Warning (332049): Ignored set_false_path at top.sdc(124): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 124
    Info (332050): set_false_path -from [get_ports {hps_usb1_DIR}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 124
Warning (332174): Ignored filter at top.sdc(125): hps_usb1_NXT could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 125
Warning (332049): Ignored set_false_path at top.sdc(125): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 125
    Info (332050): set_false_path -from [get_ports {hps_usb1_NXT}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 125
Warning (332174): Ignored filter at top.sdc(126): hps_spim0_MISO could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 126
Warning (332049): Ignored set_false_path at top.sdc(126): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 126
    Info (332050): set_false_path -from [get_ports {hps_spim0_MISO}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 126
Warning (332174): Ignored filter at top.sdc(127): hps_uart0_RX could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 127
Warning (332049): Ignored set_false_path at top.sdc(127): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 127
    Info (332050): set_false_path -from [get_ports {hps_uart0_RX}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 127
Warning (332174): Ignored filter at top.sdc(128): hps_can0_RX could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 128
Warning (332049): Ignored set_false_path at top.sdc(128): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 128
    Info (332050): set_false_path -from [get_ports {hps_can0_RX}] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 128
Warning (332174): Ignored filter at top.sdc(189): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 189
Warning (332049): Ignored set_false_path at top.sdc(189): Argument <from> is not an object ID File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 189
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15]} -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 189
Warning (332174): Ignored filter at top.sdc(190): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 190
Warning (332049): Ignored set_false_path at top.sdc(190): Argument <from> is not an object ID File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 190
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15]} -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 190
Warning (332174): Ignored filter at top.sdc(194): system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 194
Warning (332049): Ignored set_min_delay at top.sdc(194): Argument <from> is not an object ID File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 194
    Info (332050): set_min_delay -from system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 0.5 File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 194
Warning (332049): Ignored set_min_delay at top.sdc(195): Argument <to> is not an object ID File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 195
    Info (332050): set_min_delay -to system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 1.0 File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.sdc Line: 195
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 64 -multiply_by 717 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(22): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(23): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(25): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(26): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(27): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(28): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(29): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(30): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(31): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(46): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(49): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(51): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(53): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 54
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/mem_org_mode.sdc'
Info (332104): Reading SDC File: 'top_post.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: async_counter_30:AC30|count_a[14] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register async_counter_30:AC30|count_b[0] is being clocked by async_counter_30:AC30|count_a[14]
Warning (332060): Node: usb1_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|usb1_inst~FF_3474 is being clocked by usb1_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: the_system|acl_iface|hps|hps_io|border|i2c0_inst|i2c_clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|i2c0_inst~FF_3393
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 24 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000  fpga_clk_50
    Info (332111):  300.000      i2c_scl
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs[2]_IN
    Info (332111):    2.500 memory_mem_dqs[2]_OUT
    Info (332111):    2.500 memory_mem_dqs[3]_IN
    Info (332111):    2.500 memory_mem_dqs[3]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[3]_OUT
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    7.140 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    3.570 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332111):    1.785 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):    2.500 the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:17
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:17
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y58 to location X55_Y69
Info (170194): Fitter routing operations ending: elapsed time is 00:00:17
Info (11888): Total time spent on timing analysis during the Fitter is 14.41 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:14
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 80
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 81
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 82
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 82
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 82
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.v Line: 82
Info (144001): Generated suppressed messages file C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 282 warnings
    Info: Peak virtual memory: 8527 megabytes
    Info: Processing ended: Mon Feb 10 15:18:47 2025
    Info: Elapsed time: 00:01:56
    Info: Total CPU time (on all processors): 00:07:40


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/bin/gradient/top.fit.smsg.


