@conference{theimportance,
  author       = {Charles J. Alpert and Gustavo E. Tellez}, 
  title        = {The importance of Routing Congestion Analysis},
  year         = 2010,
  organization = {DAC},
}

@ARTICLE{rentsrulerecursive, 
author={Xiaojian Yang and Kastner, R. and Sarrafzadeh, M.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={Congestion estimation during top-down placement}, 
year={2002}, 
volume={21}, 
number={1}, 
pages={72-80}, 
keywords={VLSI;integrated circuit layout;integrated circuit modelling;network routing;Rent rule;VLSI design;congestion estimation;global routing;interregion wire estimation;top-down placement;wire-length distribution model;Annealing;Circuits;Computer science;Constraint optimization;Cost function;Logic design;Minimization;Routing;Very large scale integration;Wire}, 
doi={10.1109/43.974139}, 
ISSN={0278-0070}, 
month={Jan},
}

@inproceedings{rentsrule,
 author = {Yang, Xiaojian and Bozorgzadeh, Elaheh and Sarrafzadeh, Majid},
 title = {Wirelength Estimation Based on Rent Exponents of Partitioning and Placement},
 booktitle = {Proceedings of the 2001 International Workshop on System-level Interconnect Prediction},
 series = {SLIP '01},
 year = {2001},
 isbn = {1-58113-315-4},
 location = {Sonoma, California, USA},
 pages = {25--31},
 numpages = {7},
 url = {http://doi.acm.org/10.1145/368640.368658},
 doi = {10.1145/368640.368658},
 acmid = {368658},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@ARTICLE{first, 
author={Jinan Lou and Thakur, S. and Krishnamoorthy, S. and Sheng, H.S.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={Estimating routing congestion using probabilistic analysis}, 
year={2002}, 
volume={21}, 
number={1}, 
pages={32-41}, 
keywords={estimation theory;minimisation;network routing;blockages;design routability;minimization;optimization;placed net list;probabilistic analysis;routing congestion estimation algorithm;stochastic model;Algorithm design and analysis;Design optimization;Minimization methods;Performance analysis;Routing;Runtime;Stochastic processes;Supply and demand;Timing;Wire}, 
doi={10.1109/43.974135}, 
ISSN={0278-0070}, 
month={Jan},
}

@inproceedings{modeling,
 author = {Westra, Jurjen and Bartels, Chris and Groeneveld, Patrick},
 title = {Probabilistic Congestion Prediction},
 booktitle = {Proceedings of the 2004 International Symposium on Physical Design},
 series = {ISPD '04},
 year = {2004},
 isbn = {1-58113-817-2},
 location = {Phoenix, Arizona, USA},
 pages = {204--209},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/981066.981110},
 doi = {10.1145/981066.981110},
 acmid = {981110},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {congestion, congestion prediction, routing},
} 

@INPROCEEDINGS{SMD, 
author={Chiu-Wing Sham and Young, E.F.Y.}, 
booktitle={Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific}, 
title={Congestion prediction in floorplanning}, 
year={2005}, 
volume={2}, 
pages={1107-1110 Vol. 2}, 
keywords={VLSI;circuit optimisation;network routing;VLSI technology;area minimization;congestion prediction;estimation accuracy improvement;global routing;maze router;routability optimization;shortest Manhattan distance routes;Computer science;Design optimization;Integrated circuit interconnections;Prediction methods;Predictive models;Routing;Shape;Tiles;Very large scale integration;Wiring}, 
doi={10.1109/ASPDAC.2005.1466534}, 
month={Jan},
}

@article{3step,
 author = {Sham, Chiu-Wing and Young, Evangeline F. Y. and Lu, Jingwei},
 title = {Congestion Prediction in Early Stages of Physical Design},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 issue_date = {January 2009},
 volume = {14},
 number = {1},
 month = jan,
 year = {2009},
 issn = {1084-4309},
 pages = {12:1--12:18},
 articleno = {12},
 numpages = {18},
 url = {http://doi.acm.org/10.1145/1455229.1455241},
 doi = {10.1145/1455229.1455241},
 acmid = {1455241},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Estimation, floorplanning, placement},
} 

@INPROCEEDINGS{mixedsizeplacement, 
author={Meng-Kai Hsu and Sheng Chou and Tzu-Hen Lin and Yao-Wen Chang}, 
booktitle={Computer-Aided Design (ICCAD), 2011 IEEE/ACM International Conference on}, 
title={Routability-driven analytical placement for mixed-size circuit designs}, 
year={2011}, 
pages={80-84}, 
keywords={circuit optimisation;integrated circuit design;mixed analogue-digital integrated circuits;large-scale mixed-size circuit designs;net-based congestion removal;pin density;routability-driven analytical placement algorithm;routability-driven legalization;routing congestion;routing overflow optimization;sigmoid function;virtual macroexpansion technique;white space allocation;Algorithm design and analysis;Circuit synthesis;Equations;Optimization;Pins;Resource management;Routing}, 
doi={10.1109/ICCAD.2011.6105309}, 
ISSN={1092-3152}, 
month={Nov},}

@INPROCEEDINGS{ripple, 
author={X. He and T. Huang and L. Xiao and H. Tian and G. Cui and E. F. Y. Young}, 
booktitle={2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)}, 
title={Ripple: An effective routability-driven placer by iterative cell movement}, 
year={2011}, 
pages={74-79}, 
keywords={VLSI;integrated circuit design;HPWL-driven approach;Ripple;cell inflation;congestion-driven approach;global placement;iterative cell movement;legalization step;net-based movement;routability-driven placer;Benchmark testing;Equations;Estimation;Mathematical model;Routing;Runtime;Tiles}, 
doi={10.1109/ICCAD.2011.6105308}, 
ISSN={1092-3152}, 
month={Nov},}

@inproceedings{simplr,
 author = {Kim, Myung-Chul and Hu, Jin and Lee, Dong-Jin and Markov, Igor L.},
 title = {A SimPLR Method for Routability-driven Placement},
 booktitle = {Proceedings of the International Conference on Computer-Aided Design},
 series = {ICCAD '11},
 year = {2011},
 isbn = {978-1-4577-1398-9},
 location = {San Jose, California},
 pages = {67--73},
 numpages = {7},
 url = {http://dl.acm.org/citation.cfm?id=2132325.2132346},
 acmid = {2132346},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
} 

@INPROCEEDINGS{nctufast, 
author={W. Liu and Y. Li and C. Koh}, 
booktitle={2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)}, 
title={A fast maze-free routing congestion estimator with hybrid unilateral monotonic routing}, 
year={2012}, 
volume={}, 
number={}, 
pages={713-719}, 
keywords={integrated circuit design;network routing;VLSI;fast maze-free routing congestion estimator;hybrid unilateral monotonic routing algorithms;VLSI design flow;unroutable design;routablity-driven placers;built-in global router;academic global routers;built-in routing congestion estimator;20-fold runtime speedup;Routing;Runtime;Benchmark testing;Algorithm design and analysis;Wires;Joining processes}, 
doi={}, 
ISSN={1558-2434}, 
month={Nov},}

@INPROCEEDINGS{fastroute, 
author={M. Pan and C. Chu}, 
booktitle={2006 IEEE/ACM International Conference on Computer Aided Design}, 
title={FastRoute: A Step to Integrate Global Routing into Placement}, 
year={2006}, 
volume={}, 
number={}, 
pages={464-471}, 
keywords={integrated circuit layout;network routing;network topology;trees (mathematics);FastRoute;advanced IC technology;IC design flow;placement process;global routing;Steiner tree topology generation;edge shifting;logistic function;maze routing;Labyrinth router;Chi Dispersion router;congestion estimation;FaDGloR;electronic design automation;Routing;Integrated circuit interconnections;Runtime;Delay estimation;Topology;White spaces;Timing;Very large scale integration;Permission;Steiner trees}, 
doi={10.1109/ICCAD.2006.320159}, 
ISSN={1092-3152}, 
month={Nov},}

@inproceedings{study,
 author = {Alpert, Charles J. and Li, Zhuo and Moffitt, Michael D. and Nam, Gi-Joon and Roy, Jarrod A. and Tellez, Gustavo},
 title = {What Makes a Design Difficult to Route},
 booktitle = {Proceedings of the 19th International Symposium on Physical Design},
 series = {ISPD '10},
 year = {2010},
 isbn = {978-1-60558-920-6},
 location = {San Francisco, California, USA},
 pages = {7--12},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1735023.1735028},
 doi = {10.1145/1735023.1735028},
 acmid = {1735028},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {congestion driven physical synthesis, routing},
}  

@inproceedings{ispd15,
 author = {Bustany, Ismail S. and Chinnery, David and Shinnerl, Joseph R. and Yutsis, Vladimir},
 title = {ISPD 2015 Benchmarks with Fence Regions and Routing Blockages for Detailed-Routing-Driven Placement},
 booktitle = {Proceedings of the 2015 Symposium on International Symposium on Physical Design},
 series = {ISPD '15},
 year = {2015},
 isbn = {978-1-4503-3399-3},
 location = {Monterey, California, USA},
 pages = {157--164},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/2717764.2723572},
 doi = {10.1145/2717764.2723572},
 acmid = {2723572},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {detailed routing, fence regions, global routing, placement, placement evaluation, routability},
} 

@inproceedings{ispd14,
 author = {Yutsis, Vladimir and Bustany, Ismail S. and Chinnery, David and Shinnerl, Joseph R. and Liu, Wen-Hao},
 title = {ISPD 2014 Benchmarks with Sub-45Nm Technology Rules for Detailed-routing-driven Placement},
 booktitle = {Proceedings of the 2014 on International Symposium on Physical Design},
 series = {ISPD '14},
 year = {2014},
 isbn = {978-1-4503-2592-9},
 location = {Petaluma, California, USA},
 pages = {161--168},
 numpages = {8},
 doi = {10.1145/2560519.2565877},
 acmid = {2565877},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {detailed routing, global routing, placement, placement evaluation, routability},
} 

@INPROCEEDINGS{mlinphysicaldesign, 
author={B. Yu and D. Z. Pan and T. Matsunawa and X. Zeng}, 
booktitle={The 20th Asia and South Pacific Design Automation Conference}, 
title={Machine learning and pattern matching in physical design}, 
year={2015}, 
volume={}, 
number={}, 
pages={286-293}, 
keywords={electronic design automation;integrated circuit design;learning (artificial intelligence);nanolithography;pattern matching;VLSI;machine learning;pattern matching;computer science technique;big data;nanometer VLSI design;VLSI physical design;physical verification;lithography hotspot detection;data-driven physical design;pattern-driven physical design;physics-based simulation;Computational modeling;Calibration;Support vector machine classification;Ports (Computers);Routing}, 
doi={10.1109/ASPDAC.2015.7059020}, 
ISSN={2153-6961}, 
month={Jan},}

@inproceedings{drcpredict18,
 author = {Tabrizi, Aysa Fakheri and Darav, Nima Karimpour and Xu, Shuchang and Rakai, Logan and Bustany, Ismail and Kennings, Andrew and Behjat, Laleh},
 title = {A Machine Learning Framework to Identify Detailed Routing Short Violations from a Placed Netlist},
 booktitle = {Proceedings of the 55th Annual Design Automation Conference},
 series = {DAC '18},
 year = {2018},
 isbn = {978-1-4503-5700-5},
 location = {San Francisco, California},
 pages = {48:1--48:6},
 articleno = {48},
 numpages = {6},
 doi = {10.1145/3195970.3195975},
 acmid = {3195975},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {data mining, design automation, imbalanced data, machine learning, physical design, placement, routing},
} 

@INPROCEEDINGS{drcingr, 
author={Z. Qi and Y. Cai and Q. Zhou}, 
booktitle={2014 IEEE 32nd International Conference on Computer Design (ICCD)}, 
title={Accurate prediction of detailed routing congestion using supervised data learning}, 
year={2014}, 
volume={}, 
number={}, 
pages={97-103}, 
keywords={electronic engineering computing;integrated circuit design;learning (artificial intelligence);network routing;detailed routing congestion prediction;supervised data learning;routing congestion model;nonparametric regression technique;machine learning;Routing;Data models;Pins;Training;Shape;Predictive models;Adaptation models}, 
doi={10.1109/ICCD.2014.6974668}, 
ISSN={1063-6404}, 
month={Oct},}

@INPROCEEDINGS{drcDAT18, 
author={L. Chen and C. Huang and Y. Chang and H. Chen}, 
booktitle={2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)}, 
title={A learning-based methodology for routability prediction in placement}, 
year={2018}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={electronic engineering computing;learning (artificial intelligence);network routing;support vector machines;fast global routing;support vector machine techniques;prediction model;DRC violation density;learning-based methodology;routability prediction;design rules;detailed-route DRC violations;back-end detailed routing;machine learning technique;placement stage;congestion map;coarse grid;Routing;Feature extraction;Support vector machines;Predictive models;Pins;Machine learning;Layout}, 
doi={10.1109/VLSI-DAT.2018.8373272}, 
ISSN={2472-9124}, 
month={April},}

@inproceedings{parameterstudy,
 author = {Melchert, Jackson and Zhang, Boyu and Davoodi, Azadeh},
 title = {A Comparative Study of Local Net Modeling Using Machine Learning},
 booktitle = {Proceedings of the 2018 on Great Lakes Symposium on VLSI},
 series = {GLSVLSI '18},
 year = {2018},
 isbn = {978-1-4503-5724-1},
 location = {Chicago, IL, USA},
 pages = {273--278},
 numpages = {6},
 doi = {10.1145/3194554.3194579},
 acmid = {3194579},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {global routing, local nets, machine learning},
} 

@INPROCEEDINGS{NTHU, 
author={Y. Chang and Y. Lee and T. Wang}, 
booktitle={2008 IEEE/ACM International Conference on Computer-Aided Design}, 
title={NTHU-Route 2.0: A fast and stable global router}, 
year={2008}, 
volume={}, 
number={}, 
pages={338-343}, 
keywords={integrated circuit design;network routing;VLSI;NTHU-Route 2.0;stable global router;state-of-the-art router;ISPD98 benchmarks;ISPD07 benchmarks;VLSI design;Routing;Delay;Computer science;Runtime;History;Cost function;Pins;Very large scale integration;Integrated circuit interconnections;Joining processes}, 
doi={10.1109/ICCAD.2008.4681595}, 
ISSN={1092-3152}, 
month={Nov},}

@ARTICLE{FLUTE, 
author={C. Chu and Y. Wong}, 
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
title={FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design}, 
year={2008}, 
volume={27}, 
number={1}, 
pages={70-83}, 
keywords={integrated circuit design;table lookup;trees (mathematics);FLUTE;fast lookup table;rectilinear Steiner minimal tree;VLSI design;net-breaking technique;very large scale integration;Steiner heuristic;Prim rectilinear minimum spanning tree;Table lookup;Steiner trees;Very large scale integration;Algorithm design and analysis;Runtime;Routing;Iterative algorithms;Integrated circuit interconnections;Delay estimation;Space exploration;Interconnect optimization;rectilinear Steiner minimal tree (RSMT) algorithm;routing;wirelength estimation;wirelength minimization;Rectilinear Steiner Minimal Tree Algorithm;Wirelength Estimation;Wirelength Minimization;Interconnect Optimization;Routing}, 
doi={10.1109/TCAD.2007.907068}, 
ISSN={0278-0070}, 
month={Jan},}

@article{MARS,
 ISSN = {00905364},
 author = {Jerome H. Friedman},
 journal = {The Annals of Statistics},
 number = {1},
 pages = {1--67},
 publisher = {Institute of Mathematical Statistics},
 title = {Multivariate Adaptive Regression Splines},
 volume = {19},
 year = {1991}
}

