module mem_tb();

  reg clk, rst, wr, rd;
  reg [3:0] addr;
  reg [7:0] Datain;
  wire [7:0] Dataout;
  mem uut (
    .clk(clk),
    .rst(rst),
    .wr(wr),
    .rd(rd),
    .addr(addr),
    .Datain(Datain),
    .Dataout(Dataout));
  always #5 clk = ~clk;
  initial begin
    clk = 0;
    rst = 1;
    wr = 0;
    rd = 0;
    addr = 3'b000;
    Datain = 8'h00;
    #10 rst = 0; 
    #10 wr = 1; rd = 0; addr = 3'b001; Datain = 8'hA5;
    #10 wr = 1; rd = 0; addr = 3'b010; Datain = 8'h3C;
    #10 wr = 0; rd = 1; addr = 3'b001;
    #10 wr = 0; rd = 1; addr = 3'b010;
    #10 wr = 1; rd = 0; addr = 3'b011; Datain = 8'hFF;
    #10 wr = 0; rd = 1; addr = 3'b011;
    #10 rst = 1; 
    #10 rst = 0; wr = 0; rd = 1; addr = 3'b011;  
    #20 $finish;
  end
  initial begin
    $monitor("At time %t, addr = %b, Datain = %h, Dataout = %h, wr = %b, rd = %b, rst = %b", 
              $time, addr, Datain, Dataout, wr, rd, rst);
  end

endmodule
