Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jun 11 14:30:33 2023
| Host         : DESKTOP-ATCH8V2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            8 |
| No           | No                    | Yes                    |              12 |            6 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |              10 |            5 |
| Yes          | Yes                   | No                     |             157 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------+-----------------------------------------+------------------+----------------+
|     Clock Signal    |             Enable Signal             |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------------+-----------------------------------------+------------------+----------------+
|  cam_pclk_IBUF_BUFG | CAPTURE/key_ctrl                      | CAPTURE/FSM_sequential_key_ctrl_i_1_n_0 |                1 |              1 |
|  PLL/inst/clk_100M  |                                       | CAM_INIT/sender/SR[0]                   |                1 |              2 |
|  PLL/inst/clk_100M  | CAM_INIT/sender/stat[3]_i_1_n_0       | CAM_INIT/sender/SR[0]                   |                2 |              4 |
|  cam_pclk_IBUF_BUFG |                                       |                                         |                3 |              4 |
|  PLL/inst/clk_100M  | CAM_INIT/sender/sio_c1_out            |                                         |                2 |              5 |
|  PLL/inst/clk_100M  |                                       |                                         |                5 |              7 |
|  PLL/inst/clk_100M  | CAM_INIT/sender/change_time_0         | CAM_INIT/sender/change_time[7]_i_1_n_0  |                3 |              7 |
|  cam_pclk_IBUF_BUFG | CAPTURE/h_cnt[9]_i_1_n_0              | CAPTURE/now_addr[18]_i_1_n_0            |                3 |             10 |
|  clk                |                                       | CAM_INIT/sender/SR[0]                   |                5 |             10 |
|  clk                | VGA/TIME_MARK/y_cnt0                  | CAM_INIT/sender/SR[0]                   |                5 |             10 |
|  cam_pclk_IBUF_BUFG | CAPTURE/v_cnt                         | CAPTURE/now_addr[18]_i_1_n_0            |                3 |             12 |
|  clk                |                                       | VGA/TIME_MARK/y_cnt_reg[8]_0            |                5 |             12 |
|  PLL/inst/clk_100M  | CAM_INIT/sender/wait_time[16]_i_1_n_0 | CAM_INIT/sender/SR[0]                   |                3 |             17 |
|  PLL/inst/clk_100M  | CAM_INIT/sender/E[0]                  | CAM_INIT/sender/SR[0]                   |                4 |             19 |
|  cam_pclk_IBUF_BUFG | CAPTURE/next_addr                     | CAPTURE/now_addr[18]_i_1_n_0            |                5 |             19 |
|  cam_pclk_IBUF_BUFG | CAPTURE/E[0]                          | CAPTURE/now_addr[18]_i_1_n_0            |                6 |             19 |
|  clk                | VGA/TIME_MARK/x_cnt_reg[9]_0          | VGA/TIME_MARK/y_cnt_reg[7]_0            |                5 |             19 |
|  cam_pclk_IBUF_BUFG | CAPTURE/rgb565                        |                                         |                8 |             27 |
|  PLL/inst/clk_100M  | CAM_INIT/sender/data_temp[31]_i_1_n_0 | CAM_INIT/sender/SR[0]                   |                5 |             30 |
+---------------------+---------------------------------------+-----------------------------------------+------------------+----------------+


