Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8a2ac7b331404010b3f0aad18546b5d9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot pwm_gen_behav xil_defaultlib.pwm_gen -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 30 elements ; expected 32 [/home/sebastian/Desktop/Git/SDU/ElectricGoKart/Software/ElectricGoKart/ElectricGoKart.srcs/sim_1/new/pwm_gen.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pwm_gen in library work failed.
