Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:07:48 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:07:48 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: _spawn_0/head_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: _spawn_4/spreg_q_reg[46]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  _spawn_0/head_q_reg[1]/CLK (SC7P5T_DFFRQX4_CSC28L)      0.00      0.00       0.00 r
  _spawn_0/head_q_reg[1]/Q (SC7P5T_DFFRQX4_CSC28L)       15.93     75.17      75.17 r
  _spawn_0/thread_0_wire$18[1] (net)            7                   0.00      75.17 r
  _spawn_0/U53/Z (SC7P5T_AOI21X2_CSC28L)                 11.44     18.30      93.48 f
  _spawn_0/n173 (net)                           1                   0.00      93.48 f
  _spawn_0/U70/Z (SC7P5T_ND2IAX4_CSC28L)                 11.69     26.32     119.80 f
  _spawn_0/n219 (net)                           4                   0.00     119.80 f
  _spawn_0/U37/Z (SC7P5T_INVX3_CSC28L)                    7.89     13.25     133.05 r
  _spawn_0/n205 (net)                           3                   0.00     133.05 r
  _spawn_0/U76/Z (SC7P5T_AO222X3_CSC28L)                 11.26     38.59     171.64 r
  _spawn_0/n28 (net)                            1                   0.00     171.64 r
  _spawn_0/U65/Z (SC7P5T_NR2X3_CSC28L)                    7.97     12.37     184.02 f
  _spawn_0/n23 (net)                            2                   0.00     184.02 f
  _spawn_0/U255/Z (SC7P5T_OAI32X3_CSC28L)                19.92     21.40     205.41 r
  _spawn_0/n225 (net)                           2                   0.00     205.41 r
  _spawn_0/U29/Z (SC7P5T_CKINVX2_CSC28L)                  9.75     16.48     221.89 f
  _spawn_0/n237 (net)                           1                   0.00     221.89 f
  _spawn_0/U257/Z (SC7P5T2G_MUXI2X4_CSC28L)              21.02     21.67     243.56 r
  _spawn_0/_ep_data_o_0[2] (net)                3                   0.00     243.56 r
  _spawn_0/_ep_data_o_0[2] (fifo_0)                                 0.00     243.56 r
  _w_fifo_le_data_o_0[2] (net)                                      0.00     243.56 r
  U646/Z (SC7P5T_CKNR2X1_CSC28L)                         12.72     21.06     264.62 f
  n1173 (net)                                   3                   0.00     264.62 f
  U1836/Z (SC7P5T_ND2X1_L_CSC28L)                         9.95     13.49     278.11 r
  n1631 (net)                                   1                   0.00     278.11 r
  U605/Z (SC7P5T_NR3X1_MR_CSC28L)                         9.74     10.86     288.97 f
  _mst_ep_1_mst_w_req_valid[0] (net)            2                   0.00     288.97 f
  U596/Z (SC7P5T_NR2X1_CSC28L)                           14.72     20.11     309.08 r
  n1636 (net)                                   1                   0.00     309.08 r
  U736/Z (SC7P5T_ND2X2_CSC28L)                           14.03     18.93     328.00 f
  n1654 (net)                                   2                   0.00     328.00 f
  U643/Z (SC7P5T_ND2IAX2_CSC28L)                         12.67     32.08     360.08 f
  _w_sr_le_spill_valid[0] (net)                 1                   0.00     360.08 f
  _spawn_4/_ep_spill_valid[0] (spill_reg_1)                         0.00     360.08 f
  _spawn_4/_ep_spill_valid[0] (net)                                 0.00     360.08 f
  _spawn_4/U37/Z (SC7P5T_CKINVX4_CSC28L)                 11.20     16.66     376.74 r
  _spawn_4/n26 (net)                            4                   0.00     376.74 r
  _spawn_4/U14/Z (SC7P5T_AO21IAX4_CSC28L)                12.28     16.17     392.91 f
  _spawn_4/n32 (net)                            2                   0.00     392.91 f
  _spawn_4/U4/Z (SC7P5T_CKINVX4_CSC28L)                  13.12     18.04     410.95 r
  _spawn_4/n5 (net)                             7                   0.00     410.95 r
  _spawn_4/U77/Z (SC7P5T_MUXI2X1_L_CSC28L)               14.41     27.97     438.91 r
  _spawn_4/n134 (net)                           1                   0.00     438.91 r
  _spawn_4/spreg_q_reg[46]/D (SC7P5T_DFFRQX2_CSC28L)     14.41      0.00     438.91 r
  data arrival time                                                          438.91

  clock clk_i[0] (rise edge)                                      463.00     463.00
  clock network delay (ideal)                                       0.00     463.00
  _spawn_4/spreg_q_reg[46]/CLK (SC7P5T_DFFRQX2_CSC28L)              0.00     463.00 r
  library setup time                                              -25.05     437.95
  data required time                                                         437.95
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         437.95
  data arrival time                                                         -438.91
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.96


1
 
****************************************
Report : area
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:07:49 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         1746
Number of nets:                          4597
Number of cells:                         3796
Number of combinational cells:           3366
Number of sequential cells:               422
Number of macros/black boxes:               0
Number of buf/inv:                       1857
Number of references:                     104

Combinational area:               1039.754406
Buf/Inv area:                      294.547203
Noncombinational area:             679.365615
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1719.120021
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------
axi_demux_0                       1719.1200    100.0   350.0880     3.2016  0.0000  axi_demux_0
_spawn_0                           166.4832      9.7   112.8216    53.6616  0.0000  fifo_0
_spawn_1                           141.9840      8.3    88.3224    53.6616  0.0000  fifo_1
_spawn_2                           179.2896     10.4   125.6280    53.6616  0.0000  fifo_2
_spawn_3                           220.9104     12.9    90.7584   130.1520  0.0000  spill_reg_0
_spawn_4                           213.1152     12.4    89.5752   123.5400  0.0000  spill_reg_1
_spawn_5                            25.8216      1.5    11.4144    14.4072  0.0000  spill_reg_2
_spawn_6                           219.1704     12.7    88.9488   130.2216  0.0000  spill_reg_3
_spawn_7                           199.0560     11.6    82.1976   116.8584  0.0000  spill_reg_4
--------------------------------  ---------  -------  ---------  ---------  ------  -----------
Total                                                 1039.7544   679.3656  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:07:51 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
axi_demux_0                               0.133    2.377    0.683    2.511 100.0
  _spawn_7 (spill_reg_4)               1.11e-02    0.401 7.56e-02    0.412  16.4
  _spawn_6 (spill_reg_3)               2.18e-02    0.449 8.11e-02    0.471  18.8
  _spawn_5 (spill_reg_2)               1.05e-03 4.81e-02 9.74e-03 4.91e-02   2.0
  _spawn_4 (spill_reg_1)               2.26e-02    0.427 8.24e-02    0.450  17.9
  _spawn_3 (spill_reg_0)               2.24e-02    0.451 8.40e-02    0.474  18.9
  _spawn_2 (fifo_2)                    1.09e-02    0.187 6.81e-02    0.198   7.9
  _spawn_1 (fifo_1)                    5.24e-03    0.181 5.34e-02    0.187   7.4
  _spawn_0 (fifo_0)                    1.04e-02    0.185 6.33e-02    0.196   7.8
1
 
****************************************
Report : saif
Design : axi_demux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:07:51 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          602(28.29%)       1526(71.71%)       2128
 Ports        0(0.00%)          447(32.49%)       929(67.51%)        1376
 Pins         0(0.00%)          656(17.35%)       3125(82.65%)       3781
--------------------------------------------------------------------------------
1
