
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v
# synth_design -part xc7z020clg484-3 -top DLA -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top DLA -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 218902 
WARNING: [Synth 8-2611] redeclaration of ansi port resulta is not allowed [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:25642]
WARNING: [Synth 8-2611] redeclaration of ansi port resulta is not allowed [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:25699]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1517.035 ; gain = 52.395 ; free physical = 238867 ; free virtual = 307187
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DLA' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:96]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_0_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26814]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_00' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26969]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:48]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:48]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_00' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26969]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26850]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26882]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26911]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26912]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26913]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26911]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26912]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26913]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_0_0' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26814]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_0_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27007]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27162]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_10' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27162]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27043]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27075]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27104]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27105]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27106]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27104]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27105]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27106]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_0_1' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27007]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_0_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27200]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_20' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27355]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_20' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27355]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27236]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27268]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27297]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27298]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27299]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27297]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27298]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27299]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_0_2' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27200]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_0_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27393]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_30' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27548]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_30' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27548]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27429]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27461]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27490]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27491]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27492]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27490]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27491]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27492]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_0_3' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:27393]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_1_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26235]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_01' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26390]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_01' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26390]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26271]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26303]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26332]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26333]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26334]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26332]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26333]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26334]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_1_0' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26235]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_1_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26042]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_11' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26197]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_11' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26197]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26078]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26110]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26139]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26140]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26141]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26139]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26140]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26141]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_1_1' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26042]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_1_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26621]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_21' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26776]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_21' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26776]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26657]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26689]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26718]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26719]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26720]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26718]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26719]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26720]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_1_2' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26621]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_1_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26428]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_31' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26583]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_31' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26583]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26464]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26496]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26525]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26526]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26527]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26525]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26526]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26527]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_1_3' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:26428]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24234]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_02' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24389]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_02' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24389]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24270]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24302]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24331]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24332]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24333]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24331]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24332]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24333]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_2_0' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24234]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_2_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24427]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_12' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24582]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_12' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24582]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24463]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24495]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24524]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24525]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24526]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24524]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24525]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24526]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_2_1' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24427]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_2_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23848]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_22' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24003]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_22' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24003]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23884]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23916]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23945]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23946]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23947]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23945]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23946]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23947]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_2_2' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23848]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_2_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24041]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24196]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_32' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24196]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24077]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24109]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24138]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24139]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24140]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24138]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24139]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24140]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_2_3' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24041]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_3_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30477]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_03' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30632]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_03' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30632]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30513]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30545]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30574]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30575]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30576]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30574]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30575]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30576]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_3_0' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30477]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_3_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30284]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_13' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30439]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_13' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30439]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30320]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30352]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30381]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30382]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30383]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30381]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30382]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30383]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_3_1' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30284]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_3_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30091]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_23' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30246]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_23' (30#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30246]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30127]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30159]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30188]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30189]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30190]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30188]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30189]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30190]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_3_2' (31#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30091]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_3_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:29898]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_33' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30053]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_33' (32#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:30053]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:29934]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:29966]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:29995]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:29996]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:29997]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:29995]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:29996]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:29997]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_3_3' (33#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:29898]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_4_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23076]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_04' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23231]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_04' (34#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23231]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23112]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23144]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23173]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23174]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23175]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23173]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23174]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23175]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_4_0' (35#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23076]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_4_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23269]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23424]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_14' (36#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23424]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23305]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23337]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23366]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23367]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23368]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23366]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23367]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23368]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_4_1' (37#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23269]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_4_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23462]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_24' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23617]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_24' (38#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23617]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23498]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23530]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23559]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23560]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23561]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23559]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23560]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23561]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_4_2' (39#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23462]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_4_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23655]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_34' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23810]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_34' (40#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23810]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23691]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23723]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23752]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23753]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23754]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23752]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23753]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23754]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_4_3' (41#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23655]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_5_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22497]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_05' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22652]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_05' (42#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22652]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22594]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22595]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22596]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_5_0' (43#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22497]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_5_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22304]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_15' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22459]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_15' (44#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22459]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22401]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22402]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22403]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_5_1' (45#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22304]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_5_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22883]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_25' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23038]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_25' (46#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:23038]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22980]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22981]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22982]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_5_2' (47#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22883]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_5_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22690]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_12100_buffer_init_35' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22845]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_12100_buffer_init_35' (48#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22845]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22787]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22788]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22789]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_5_3' (49#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:22690]
INFO: [Synth 8-6157] synthesizing module 'winograd_transform_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16640]
INFO: [Synth 8-6157] synthesizing module 'winograd_dsp_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16568]
INFO: [Synth 8-6155] done synthesizing module 'winograd_dsp_16' (50#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16568]
INFO: [Synth 8-6157] synthesizing module 'winograd_adder_16_20_4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16508]
INFO: [Synth 8-6155] done synthesizing module 'winograd_adder_16_20_4' (51#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16508]
INFO: [Synth 8-4471] merging register 'feature_reg_1_0_0_reg[15:0]' into 'input_buffer_0_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17002]
INFO: [Synth 8-4471] merging register 'feature_reg_1_1_0_reg[15:0]' into 'input_buffer_0_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17003]
INFO: [Synth 8-4471] merging register 'feature_reg_1_2_0_reg[15:0]' into 'input_buffer_0_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17004]
INFO: [Synth 8-4471] merging register 'feature_reg_1_3_0_reg[15:0]' into 'input_buffer_0_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17005]
INFO: [Synth 8-4471] merging register 'feature_reg_1_4_0_reg[15:0]' into 'input_buffer_0_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17006]
INFO: [Synth 8-4471] merging register 'feature_reg_1_5_0_reg[15:0]' into 'input_buffer_0_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17007]
INFO: [Synth 8-4471] merging register 'feature_reg_2_0_0_reg[15:0]' into 'input_buffer_1_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17008]
INFO: [Synth 8-4471] merging register 'feature_reg_2_1_0_reg[15:0]' into 'input_buffer_1_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17009]
INFO: [Synth 8-4471] merging register 'feature_reg_2_2_0_reg[15:0]' into 'input_buffer_1_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17010]
INFO: [Synth 8-4471] merging register 'feature_reg_2_3_0_reg[15:0]' into 'input_buffer_1_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17011]
INFO: [Synth 8-4471] merging register 'feature_reg_2_4_0_reg[15:0]' into 'input_buffer_1_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17012]
INFO: [Synth 8-4471] merging register 'feature_reg_2_5_0_reg[15:0]' into 'input_buffer_1_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17013]
INFO: [Synth 8-4471] merging register 'feature_reg_3_0_0_reg[15:0]' into 'input_buffer_2_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17014]
INFO: [Synth 8-4471] merging register 'feature_reg_3_1_0_reg[15:0]' into 'input_buffer_2_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17015]
INFO: [Synth 8-4471] merging register 'feature_reg_3_2_0_reg[15:0]' into 'input_buffer_2_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17016]
INFO: [Synth 8-4471] merging register 'feature_reg_3_3_0_reg[15:0]' into 'input_buffer_2_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17017]
INFO: [Synth 8-4471] merging register 'feature_reg_3_4_0_reg[15:0]' into 'input_buffer_2_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17018]
INFO: [Synth 8-4471] merging register 'feature_reg_3_5_0_reg[15:0]' into 'input_buffer_2_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17019]
INFO: [Synth 8-4471] merging register 'feature_reg_4_0_0_reg[15:0]' into 'input_buffer_3_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17020]
INFO: [Synth 8-4471] merging register 'feature_reg_4_1_0_reg[15:0]' into 'input_buffer_3_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17021]
INFO: [Synth 8-4471] merging register 'feature_reg_4_2_0_reg[15:0]' into 'input_buffer_3_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17022]
INFO: [Synth 8-4471] merging register 'feature_reg_4_3_0_reg[15:0]' into 'input_buffer_3_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17023]
INFO: [Synth 8-4471] merging register 'feature_reg_4_4_0_reg[15:0]' into 'input_buffer_3_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17024]
INFO: [Synth 8-4471] merging register 'feature_reg_4_5_0_reg[15:0]' into 'input_buffer_3_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17025]
INFO: [Synth 8-4471] merging register 'feature_reg_5_0_0_reg[15:0]' into 'input_buffer_4_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17026]
INFO: [Synth 8-4471] merging register 'feature_reg_5_1_0_reg[15:0]' into 'input_buffer_4_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17027]
INFO: [Synth 8-4471] merging register 'feature_reg_5_2_0_reg[15:0]' into 'input_buffer_4_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17028]
INFO: [Synth 8-4471] merging register 'feature_reg_5_3_0_reg[15:0]' into 'input_buffer_4_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17029]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17075]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17081]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17087]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17093]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17099]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17074]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17080]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17086]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17092]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17098]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17073]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17079]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17085]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17091]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17097]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17072]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17078]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17084]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17090]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17096]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17071]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17077]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17083]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17089]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17095]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17070]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17076]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17082]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17088]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17094]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_5_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17062]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_4_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17056]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_3_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17050]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_2_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17044]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_0_1_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17038]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_0_1_reg' and it is trimmed from '16' to '12' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17032]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_0_0_reg' and it is trimmed from '16' to '12' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16996]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_0_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16965]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_5_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17063]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_4_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17057]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_3_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17051]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_2_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17045]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_1_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17039]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_1_1_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17033]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_1_0_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16997]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16966]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16966]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_2_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17040]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_2_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17034]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_2_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16998]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_3_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17041]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_3_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17035]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_3_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16999]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_4_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17042]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_4_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17036]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_4_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17000]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_4_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16969]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_5_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17043]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_5_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17037]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_5_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:17001]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_5_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16970]
INFO: [Synth 8-6155] done synthesizing module 'winograd_transform_0' (52#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:16640]
INFO: [Synth 8-6157] synthesizing module 'winograd_transform_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:14620]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15055]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15061]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15067]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15073]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15079]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15054]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15060]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15066]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15072]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15078]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15053]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15059]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15065]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15071]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15077]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15052]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15058]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15064]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15070]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15076]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15051]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15057]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15063]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15069]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15075]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15050]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15056]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15062]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15068]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15074]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_5_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15042]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_4_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15036]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_3_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15030]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_2_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15024]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_0_1_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15018]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_0_1_reg' and it is trimmed from '16' to '12' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15012]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_0_0_reg' and it is trimmed from '16' to '12' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:14976]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_0_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:14945]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_5_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:15043]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'winograd_transform_1' (53#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:14620]
INFO: [Synth 8-6157] synthesizing module 'winograd_transform_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:20416]
INFO: [Synth 8-6155] done synthesizing module 'winograd_transform_2' (54#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:20416]
INFO: [Synth 8-6157] synthesizing module 'winograd_transform_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:18528]
INFO: [Synth 8-6155] done synthesizing module 'winograd_transform_3' (55#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:18528]
INFO: [Synth 8-6157] synthesizing module 'processing_element' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:24620]
INFO: [Synth 8-6157] synthesizing module 'dot_product_16_8_30_4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:25500]
INFO: [Synth 8-6157] synthesizing module 'dsp_block_16_8_false' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:25665]
INFO: [Synth 8-6155] done synthesizing module 'dsp_block_16_8_false' (56#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:25665]
INFO: [Synth 8-6157] synthesizing module 'dsp_block_16_8_true' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:25608]
INFO: [Synth 8-6155] done synthesizing module 'dsp_block_16_8_true' (57#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:25608]
INFO: [Synth 8-6155] done synthesizing module 'dot_product_16_8_30_4' (58#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:25500]
INFO: [Synth 8-6157] synthesizing module 'accumulator_24_30_4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:25813]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_24_30_4' (59#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:25813]
INFO: [Synth 8-6157] synthesizing module 'weight_cache_2048_8_0_weight_init_00' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:25904]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:48]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized0' (59#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.285 ; gain = 133.645 ; free physical = 238875 ; free virtual = 307196
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 202 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 00:07:42 2022...
