{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579599077038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579599077046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 10:31:16 2020 " "Processing started: Tue Jan 21 10:31:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579599077046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579599077046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rpn_calculator -c rpn_calculator_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off rpn_calculator -c rpn_calculator_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579599077046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579599078002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579599078002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/development/vhdl/vhdl-projekt_rpn-rechner_zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /development/vhdl/vhdl-projekt_rpn-rechner_zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rpn_calculator_top-str " "Found design unit 1: rpn_calculator_top-str" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579599092970 ""} { "Info" "ISGN_ENTITY_NAME" "1 rpn_calculator_top " "Found entity 1: rpn_calculator_top" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579599092970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579599092970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/development/vhdl/vhdl-projekt_rpn-rechner_zwalen_streit/rpn_calculator/vhdl/keypad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /development/vhdl/vhdl-projekt_rpn-rechner_zwalen_streit/rpn_calculator/vhdl/keypad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-rtl " "Found design unit 1: keypad-rtl" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579599092979 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579599092979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579599092979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rpn_calculator_top " "Elaborating entity \"rpn_calculator_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579599093037 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "strobe rpn_calculator_top.vhd(28) " "Verilog HDL or VHDL warning at rpn_calculator_top.vhd(28): object \"strobe\" assigned a value but never read" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1579599093038 "|rpn_calculator_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value rpn_calculator_top.vhd(29) " "Verilog HDL or VHDL warning at rpn_calculator_top.vhd(29): object \"value\" assigned a value but never read" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1579599093039 "|rpn_calculator_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "keypad keypad:Keypad_1 A:rtl " "Elaborating entity \"keypad\" using architecture \"A:rtl\" for hierarchy \"keypad:Keypad_1\"" {  } { { "../vhdl/rpn_calculator_top.vhd" "Keypad_1" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579599093054 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "column Keypad.vhd(17) " "VHDL Signal Declaration warning at Keypad.vhd(17): used implicit default value for signal \"column\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1579599093056 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buttons Keypad.vhd(93) " "VHDL Process Statement warning at Keypad.vhd(93): signal \"buttons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093056 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe_buffer Keypad.vhd(104) " "VHDL Process Statement warning at Keypad.vhd(104): signal \"strobe_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093056 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buttons Keypad.vhd(109) " "VHDL Process Statement warning at Keypad.vhd(109): signal \"buttons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093056 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe_buffer Keypad.vhd(120) " "VHDL Process Statement warning at Keypad.vhd(120): signal \"strobe_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093057 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buttons Keypad.vhd(125) " "VHDL Process Statement warning at Keypad.vhd(125): signal \"buttons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093057 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe_buffer Keypad.vhd(136) " "VHDL Process Statement warning at Keypad.vhd(136): signal \"strobe_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093057 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buttons Keypad.vhd(141) " "VHDL Process Statement warning at Keypad.vhd(141): signal \"buttons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093057 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe_buffer Keypad.vhd(152) " "VHDL Process Statement warning at Keypad.vhd(152): signal \"strobe_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093057 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe_buffer Keypad.vhd(157) " "VHDL Process Statement warning at Keypad.vhd(157): signal \"strobe_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093057 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value_out Keypad.vhd(158) " "VHDL Process Statement warning at Keypad.vhd(158): signal \"value_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093057 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe_buffer Keypad.vhd(162) " "VHDL Process Statement warning at Keypad.vhd(162): signal \"strobe_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093057 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value_out Keypad.vhd(163) " "VHDL Process Statement warning at Keypad.vhd(163): signal \"value_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579599093057 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1579599093992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579599094150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579599094150 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[0\] " "No output dependent on input pin \"buttons\[0\]\"" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579599094193 "|rpn_calculator_top|buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[1\] " "No output dependent on input pin \"buttons\[1\]\"" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579599094193 "|rpn_calculator_top|buttons[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[2\] " "No output dependent on input pin \"buttons\[2\]\"" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579599094193 "|rpn_calculator_top|buttons[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[3\] " "No output dependent on input pin \"buttons\[3\]\"" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579599094193 "|rpn_calculator_top|buttons[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579599094193 "|rpn_calculator_top|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Development/VHDL/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579599094193 "|rpn_calculator_top|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1579599094193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579599094193 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579599094193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579599094193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579599094214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 10:31:34 2020 " "Processing ended: Tue Jan 21 10:31:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579599094214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579599094214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579599094214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579599094214 ""}
