// Seed: 2782166292
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2
);
  assign id_1 = 1;
  type_10(
      id_1 - id_0, 1
  );
  logic id_3 = id_2;
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
