$date
	Mon Jul 03 16:36:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_TB $end
$scope module alu_dut $end
$var wire 3 ! ALUControl [2:0] $end
$var wire 32 " SrcA [31:0] $end
$var wire 32 # SrcB [31:0] $end
$var reg 32 $ ALUResult [31:0] $end
$var reg 1 % Zero $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
bx $
bx #
bx "
bx !
$end
#5
b11011 $
b10 !
b1010 #
b10001 "
#10
b111 $
b110 !
#15
b0 $
b0 !
#20
b11011 $
b1 !
#25
0%
b111 !
#30
bx $
x%
b101 !
#35
1%
b111 !
b1010 "
#900
