{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595985820627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595985820629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 28 21:23:40 2020 " "Processing started: Tue Jul 28 21:23:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595985820629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595985820629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595985820630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595985821753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595985821753 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA.v(81) " "Verilog HDL information at VGA.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "VGA.v" "" { Text "C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1595985839600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595985839733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595985839733 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "digit unpacked VGA.v(37) " "Verilog HDL Port Declaration warning at VGA.v(37): port declaration for \"digit\" declares unpacked dimensions but the data type declaration does not" {  } { { "VGA.v" "" { Text "C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.v" 37 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1595985839757 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "digit VGA.v(26) " "HDL info at VGA.v(26): see declaration for object \"digit\"" {  } { { "VGA.v" "" { Text "C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.v" 26 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595985839763 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "digit packed VGA.v(37) " "Verilog HDL Port Declaration warning at VGA.v(37): data type declaration for \"digit\" declares packed dimensions but the port declaration declaration does not" {  } { { "VGA.v" "" { Text "C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.v" 37 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1595985839763 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "number unpacked VGA.v(38) " "Verilog HDL Port Declaration warning at VGA.v(38): port declaration for \"number\" declares unpacked dimensions but the data type declaration does not" {  } { { "VGA.v" "" { Text "C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.v" 38 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1595985839764 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "number VGA.v(27) " "HDL info at VGA.v(27): see declaration for object \"number\"" {  } { { "VGA.v" "" { Text "C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.v" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595985839764 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "number packed VGA.v(38) " "Verilog HDL Port Declaration warning at VGA.v(38): data type declaration for \"number\" declares packed dimensions but the port declaration declaration does not" {  } { { "VGA.v" "" { Text "C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.v" 38 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1595985839764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595985840128 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "beep VGA.v(59) " "Verilog HDL Always Construct warning at VGA.v(59): inferring latch(es) for variable \"beep\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA.v" "" { Text "C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595985840297 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beep VGA.v(59) " "Inferred latch for \"beep\" at VGA.v(59)" {  } { { "VGA.v" "" { Text "C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595985840298 "|VGA"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.map.smsg " "Generated suppressed messages file C:/Users/koots/Downloads/CET466-Digital-Logic/Examples/TestModule/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595985845744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1595985848031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595985848031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1595985849997 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1595985849997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1595985849997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1595985849997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595985850137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 28 21:24:10 2020 " "Processing ended: Tue Jul 28 21:24:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595985850137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595985850137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595985850137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595985850137 ""}
