// Seed: 3251066775
module module_0 (
    output tri id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri id_3,
    input supply1 id_4,
    output wire id_5,
    input wire id_6
);
  tri1 id_8;
  assign module_1.type_1 = 0;
  assign id_5 = id_4;
  assign id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  tri0  id_4,
    input  tri   id_5,
    input  wire  id_6,
    output tri0  id_7,
    input  tri1  id_8,
    input  tri0  id_9,
    output uwire id_10
);
  assign id_10 = 1;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_1,
      id_7,
      id_9,
      id_3,
      id_8
  );
  wire id_12;
  wire id_13, id_14;
  wire id_15, id_16, id_17;
endmodule
