<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.2.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>5.978</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>5.978</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>5.978</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>4.022</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>4.022</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>4.022</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>4.022</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>128</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>293</FF>
      <LATCH>0</LATCH>
      <LUT>1384</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="fetching_decoding_ip" DISPNAME="inst" RTLNAME="fetching_decoding_ip">
      <SubModules count="3">control_s_axi_U grp_fetch_fu_87 pc_V_1_execute_fu_106</SubModules>
      <Resources BRAM="128" FF="293" LUT="1384"/>
      <LocalResources FF="156" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="fetching_decoding_ip_control_s_axi" DEPTH="1" TYPE="rtl" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="fetching_decoding_ip_control_s_axi">
      <Resources BRAM="128" FF="135" LUT="1305"/>
      <LocalResources FF="135" LUT="81"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fetch_fu_87" DEPTH="1" TYPE="function" MODULENAME="fetch" DISPNAME="grp_fetch_fu_87" RTLNAME="fetching_decoding_ip_fetch">
      <Resources FF="2" LUT="66"/>
    </RtlModule>
    <RtlModule CELL="inst/pc_V_1_execute_fu_106" DEPTH="1" TYPE="function" MODULENAME="execute" DISPNAME="pc_V_1_execute_fu_106" RTLNAME="fetching_decoding_ip_execute">
      <Resources LUT="8"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="5.971" DATAPATH_LOGIC_DELAY="3.695" DATAPATH_NET_DELAY="2.276" ENDPOINT_PIN="trunc_ln34_reg_187_reg[1]/D" LOGIC_LEVELS="4" MAX_FANOUT="20" SLACK="4.022" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
      <CELL NAME="control_s_axi_U/int_code_ram/d_i_type_V_reg_182[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="166"/>
      <CELL NAME="control_s_axi_U/int_code_ram/trunc_ln34_reg_187[1]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
      <CELL NAME="control_s_axi_U/int_code_ram/trunc_ln34_reg_187[1]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
      <CELL NAME="trunc_ln34_reg_187_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="170"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.971" DATAPATH_LOGIC_DELAY="3.695" DATAPATH_NET_DELAY="2.276" ENDPOINT_PIN="trunc_ln34_reg_187_reg[2]/D" LOGIC_LEVELS="4" MAX_FANOUT="20" SLACK="4.022" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
      <CELL NAME="control_s_axi_U/int_code_ram/d_i_type_V_reg_182[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="166"/>
      <CELL NAME="control_s_axi_U/int_code_ram/trunc_ln34_reg_187[2]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
      <CELL NAME="control_s_axi_U/int_code_ram/trunc_ln34_reg_187[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
      <CELL NAME="trunc_ln34_reg_187_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="170"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.971" DATAPATH_LOGIC_DELAY="3.695" DATAPATH_NET_DELAY="2.276" ENDPOINT_PIN="trunc_ln34_reg_187_reg[3]/D" LOGIC_LEVELS="4" MAX_FANOUT="20" SLACK="4.022" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
      <CELL NAME="control_s_axi_U/int_code_ram/d_i_type_V_reg_182[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="166"/>
      <CELL NAME="control_s_axi_U/int_code_ram/trunc_ln34_reg_187[3]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
      <CELL NAME="control_s_axi_U/int_code_ram/trunc_ln34_reg_187[3]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
      <CELL NAME="trunc_ln34_reg_187_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="170"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.896" DATAPATH_LOGIC_DELAY="3.669" DATAPATH_NET_DELAY="2.227" ENDPOINT_PIN="is_running_V_reg_192_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="4.097" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_1_0_0/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_0_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_1_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
      <CELL NAME="control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_6" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="166"/>
      <CELL NAME="control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
      <CELL NAME="control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
      <CELL NAME="is_running_V_reg_192_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="280"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.866" DATAPATH_LOGIC_DELAY="3.669" DATAPATH_NET_DELAY="2.197" ENDPOINT_PIN="ap_enable_reg_pp0_iter0_reg/D" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="4.127" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_1_0_0/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_0_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_1_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
      <CELL NAME="control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_6" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="166"/>
      <CELL NAME="control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
      <CELL NAME="control_s_axi_U/int_code_ram/ap_enable_reg_pp0_iter0_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
      <CELL NAME="ap_enable_reg_pp0_iter0_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="227"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/fetching_decoding_ip_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/fetching_decoding_ip_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/fetching_decoding_ip_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/fetching_decoding_ip_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/fetching_decoding_ip_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fetching_decoding_ip_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sat May 27 20:08:27 +0800 2023"/>
    <item NAME="Version" VALUE="2022.2 (Build 3779808 on Feb 17 2023)"/>
    <item NAME="Project" VALUE="fetching_decoding_ip"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

