WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500045 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000045 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250046 cumulative IPC: 4 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250046 cumulative IPC: 4 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 34287707 heartbeat IPC: 0.3414 cumulative IPC: 0.1783 (Simulation time: 00 hr 02 min 22 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_39.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 47403801 heartbeat IPC: 0.7624 cumulative IPC: 0.3645 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 53522003 heartbeat IPC: 1.634 cumulative IPC: 0.5289 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 78558249 heartbeat IPC: 0.3994 cumulative IPC: 0.484 (Simulation time: 00 hr 05 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_39.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 98489819 heartbeat IPC: 0.5017 cumulative IPC: 0.4879 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 104656602 heartbeat IPC: 1.622 cumulative IPC: 0.5589 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 122869013 heartbeat IPC: 0.5491 cumulative IPC: 0.5574 (Simulation time: 00 hr 08 min 20 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_39.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 149800236 heartbeat IPC: 0.3713 cumulative IPC: 0.5225 (Simulation time: 00 hr 09 min 58 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 155984346 heartbeat IPC: 1.617 cumulative IPC: 0.5677 (Simulation time: 00 hr 10 min 31 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 167276980 heartbeat IPC: 0.8855 cumulative IPC: 0.59 (Simulation time: 00 hr 11 min 20 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_39.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 192020155 cumulative IPC: 0.5208 (Simulation time: 00 hr 13 min 04 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 192020155 cumulative IPC: 0.5208 (Simulation time: 00 hr 13 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_39.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5208 instructions: 100000000 cycles: 192020155
CPU 0 Branch Prediction Accuracy: 87.66% MPKI: 14.68 Average ROB Occupancy at Mispredict: 26.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00075
BRANCH_INDIRECT: 11.3
BRANCH_CONDITIONAL: 3.4
BRANCH_DIRECT_CALL: 0.00144
BRANCH_INDIRECT_CALL: 0.0194
BRANCH_RETURN: 0.00153

L1D TOTAL        ACCESS:   21169643 HIT:   19176023 MISS:    1993620
L1D LOAD         ACCESS:   13609674 HIT:   13423922 MISS:     185752
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    7490965 HIT:    5726231 MISS:    1764734
L1D TRANSLATION  ACCESS:      69004 HIT:      25870 MISS:      43134
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 1076 cycles
L1I TOTAL        ACCESS:    8076200 HIT:    7622762 MISS:     453438
L1I LOAD         ACCESS:    8076200 HIT:    7622762 MISS:     453438
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 10.35 cycles
L2C TOTAL        ACCESS:    3926190 HIT:    2018950 MISS:    1907240
L2C LOAD         ACCESS:     356541 HIT:     305581 MISS:      50960
L2C RFO          ACCESS:    1747083 HIT:      16094 MISS:    1730989
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1779550 HIT:    1688170 MISS:      91380
L2C TRANSLATION  ACCESS:      43016 HIT:       9105 MISS:      33911
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 1114 cycles
LLC TOTAL        ACCESS:    3573373 HIT:     309153 MISS:    3264220
LLC LOAD         ACCESS:      50960 HIT:       4235 MISS:      46725
LLC RFO          ACCESS:    1730989 HIT:      16787 MISS:    1714202
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1757513 HIT:     286940 MISS:    1470573
LLC TRANSLATION  ACCESS:      33911 HIT:       1191 MISS:      32720
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 639.4 cycles
cpu0_DTLB TOTAL        ACCESS:   17414521 HIT:   16843078 MISS:     571443
cpu0_DTLB LOAD         ACCESS:   17414521 HIT:   16843078 MISS:     571443
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.85 cycles
cpu0_ITLB TOTAL        ACCESS:    6958451 HIT:    6956066 MISS:       2385
cpu0_ITLB LOAD         ACCESS:    6958451 HIT:    6956066 MISS:       2385
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 94.67 cycles
cpu0_STLB TOTAL        ACCESS:      80267 HIT:      31347 MISS:      48920
cpu0_STLB LOAD         ACCESS:      80267 HIT:      31347 MISS:      48920
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 473.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     582916
  ROW_BUFFER_MISS:    1210729
 AVG DBUS CONGESTED CYCLE: 3.996
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      52632
  FULL:    1658849
