
attach ./modelgen_1.so

verilog

`modelgen
module base(p, n);
  electrical p, n;
  (*desc="m"*) real m;
  analog begin
    m = $mfactor();
  end
endmodule
paramset test_ps4a base
endparamset
paramset test_ps4b base
endparamset
`endmodelgen

!make test_ps4b.so > /dev/null
attach ./test_ps4b.so

verilog

test_ps4a #() a(1, 0);
test_ps4b #(.$mfactor(4)) b(1, 0);

print dc m(a) m(b)
dc
status notime
