// Seed: 197269974
module module_0 (
    input wand id_0
    , id_4,
    input supply1 id_1,
    input supply1 id_2
);
  wire id_5;
  ;
  wire  id_6;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd69
) (
    input supply1 _id_0,
    input supply0 id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply1 id_5
    , id_8,
    input tri0 id_6
);
  logic [7:0] id_9;
  ;
  logic id_10;
  ;
  assign id_9[1==id_0] = -1;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_4
  );
endmodule
