{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667738923199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667738923200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  6 19:48:43 2022 " "Processing started: Sun Nov  6 19:48:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667738923200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738923200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modfatesttiming -c modfatesttiming " "Command: quartus_map --read_settings_files=on --write_settings_files=off modfatesttiming -c modfatesttiming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738923200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667738923506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667738923507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/rtldbgsipo1.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/rtldbgsipo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtldbgsipo1 " "Found entity 1: rtldbgsipo1" {  } { { "../alutesttiming/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "../alutesttiming/mux_xx1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/montprowrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/montprowrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 montprowrap " "Found entity 1: montprowrap" {  } { { "../alutesttiming/montprowrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montprowrap.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/montpro.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/montpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 montpro " "Found entity 1: montpro" {  } { { "../alutesttiming/montpro.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montpro.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/montinvp2.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/montinvp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp2 " "Found entity 1: montinvp2" {  } { { "../alutesttiming/montinvp2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/montinvp1.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/montinvp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp1 " "Found entity 1: montinvp1" {  } { { "../alutesttiming/montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/montinv.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/montinv.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinv " "Found entity 1: montinv" {  } { { "../alutesttiming/montinv.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/modfa2test.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/modfa2test.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa2test " "Found entity 1: modfa2test" {  } { { "../alutesttiming/modfa2test.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2test.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/modfa2.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/modfa2.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa2 " "Found entity 1: modfa2" {  } { { "../alutesttiming/modfa2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/modfa.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/modfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "../alutesttiming/modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "../alutesttiming/full_sub.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../alutesttiming/full_adder.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "../alutesttiming/ffxkclkx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "../alutesttiming/ffxkclk.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "../alutesttiming/fflopx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/fflopknx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/fflopknx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopknx " "Found entity 1: fflopknx" {  } { { "../alutesttiming/fflopknx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/fflopknx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/cswap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/cswap.v" { { "Info" "ISGN_ENTITY_NAME" "1 cswap " "Found entity 1: cswap" {  } { { "../alutesttiming/cswap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/cswap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "../alutesttiming/cla.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/cla.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/aluwrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/aluwrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluwrap " "Found entity 1: aluwrap" {  } { { "../alutesttiming/aluwrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/alutesttiming.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/alutesttiming.v" { { "Info" "ISGN_ENTITY_NAME" "1 alutesttiming " "Found entity 1: alutesttiming" {  } { { "../alutesttiming/alutesttiming.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/alutesttiming.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738929241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mprs aluwrap.v(236) " "Verilog HDL Implicit Net warning at aluwrap.v(236): created implicit net for \"mprs\"" {  } { { "../alutesttiming/aluwrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667738929241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mpvld aluwrap.v(237) " "Verilog HDL Implicit Net warning at aluwrap.v(237): created implicit net for \"mpvld\"" {  } { { "../alutesttiming/aluwrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667738929242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "modfatesttiming.v 1 1 " "Using design file modfatesttiming.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 modfatesttiming " "Found entity 1: modfatesttiming" {  } { { "modfatesttiming.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/addertiming/modfatesttiming.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667738929280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667738929280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modfatesttiming " "Elaborating entity \"modfatesttiming\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667738929283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo1 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\"" {  } { { "modfatesttiming.v" "irtldbgsipo1" { Text "D:/Paper/ECC Revised/QuartusPrj/addertiming/modfatesttiming.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667738929317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat\"" {  } { { "../alutesttiming/rtldbgsipo1.v" "xflodat" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667738929343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l\"" {  } { { "../alutesttiming/rtldbgsipo1.v" "xflidat_l" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667738929370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l\"" {  } { { "../alutesttiming/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667738929374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo4 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo4\"" {  } { { "modfatesttiming.v" "irtldbgsipo4" { Text "D:/Paper/ECC Revised/QuartusPrj/addertiming/modfatesttiming.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667738929383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 rtldbgsipo1.v(69) " "Verilog HDL assignment warning at rtldbgsipo1.v(69): truncated value with size 256 to match size of target (1)" {  } { { "../alutesttiming/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667738929384 "|modfatesttiming|rtldbgsipo1:irtldbgsipo4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo4\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo4\|fflopknx:xflocnt_l\"" {  } { { "../alutesttiming/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667738929393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 fflopknx.v(62) " "Verilog HDL assignment warning at fflopknx.v(62): truncated value with size 4 to match size of target (2)" {  } { { "../alutesttiming/fflopknx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/fflopknx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667738929394 "|modfatesttiming|rtldbgsipo1:irtldbgsipo4|fflopknx:xflocnt_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modfa modfa:imodfa " "Elaborating entity \"modfa\" for hierarchy \"modfa:imodfa\"" {  } { { "modfatesttiming.v" "imodfa" { Text "D:/Paper/ECC Revised/QuartusPrj/addertiming/modfatesttiming.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667738929397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(72) " "Verilog HDL assignment warning at modfa.v(72): truncated value with size 32 to match size of target (1)" {  } { { "../alutesttiming/modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667738929411 "|modfatesttiming|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(73) " "Verilog HDL assignment warning at modfa.v(73): truncated value with size 32 to match size of target (1)" {  } { { "../alutesttiming/modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667738929411 "|modfatesttiming|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(81) " "Verilog HDL assignment warning at modfa.v(81): truncated value with size 32 to match size of target (1)" {  } { { "../alutesttiming/modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667738929411 "|modfatesttiming|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(168) " "Verilog HDL assignment warning at modfa.v(168): truncated value with size 32 to match size of target (1)" {  } { { "../alutesttiming/modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667738929435 "|modfatesttiming|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(169) " "Verilog HDL assignment warning at modfa.v(169): truncated value with size 32 to match size of target (1)" {  } { { "../alutesttiming/modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667738929435 "|modfatesttiming|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(173) " "Verilog HDL assignment warning at modfa.v(173): truncated value with size 32 to match size of target (1)" {  } { { "../alutesttiming/modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667738929435 "|modfatesttiming|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(174) " "Verilog HDL assignment warning at modfa.v(174): truncated value with size 32 to match size of target (1)" {  } { { "../alutesttiming/modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667738929435 "|modfatesttiming|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(184) " "Verilog HDL assignment warning at modfa.v(184): truncated value with size 32 to match size of target (1)" {  } { { "../alutesttiming/modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667738929435 "|modfatesttiming|modfa:imodfa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder modfa:imodfa\|full_adder:FAgen\[0\].fai " "Elaborating entity \"full_adder\" for hierarchy \"modfa:imodfa\|full_adder:FAgen\[0\].fai\"" {  } { { "../alutesttiming/modfa.v" "FAgen\[0\].fai" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667738929514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667738931738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667738933457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667738933457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3571 " "Implemented 3571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667738933744 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667738933744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3562 " "Implemented 3562 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667738933744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667738933744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667738933765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  6 19:48:53 2022 " "Processing ended: Sun Nov  6 19:48:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667738933765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667738933765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667738933765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667738933765 ""}
