--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx146\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml openmips_min_sopc.twx openmips_min_sopc.ncd -o
openmips_min_sopc.twr openmips_min_sopc.pcf -ucf openmips_min_sopc.ucf

Design file:              openmips_min_sopc.ncd
Physical constraint file: openmips_min_sopc.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-----------------+------------+------------+------------------+--------+
                 |Max Setup to|Max Hold to |                  | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------------+--------+
ram2datainout<0> |    8.064(R)|   -0.135(R)|clk_IBUF          |   0.000|
ram2datainout<1> |    6.119(R)|    0.327(R)|clk_IBUF          |   0.000|
ram2datainout<2> |    6.374(R)|    0.197(R)|clk_IBUF          |   0.000|
ram2datainout<3> |    5.822(R)|    0.034(R)|clk_IBUF          |   0.000|
ram2datainout<4> |    7.939(R)|    0.019(R)|clk_IBUF          |   0.000|
ram2datainout<5> |    7.392(R)|    0.279(R)|clk_IBUF          |   0.000|
ram2datainout<6> |    8.084(R)|   -0.473(R)|clk_IBUF          |   0.000|
ram2datainout<7> |    8.420(R)|   -1.262(R)|clk_IBUF          |   0.000|
ram2datainout<8> |    8.691(R)|   -0.153(R)|clk_IBUF          |   0.000|
ram2datainout<9> |    8.438(R)|   -0.322(R)|clk_IBUF          |   0.000|
ram2datainout<10>|    7.217(R)|    0.269(R)|clk_IBUF          |   0.000|
ram2datainout<11>|    8.767(R)|   -0.652(R)|clk_IBUF          |   0.000|
ram2datainout<12>|    9.205(R)|   -0.617(R)|clk_IBUF          |   0.000|
ram2datainout<13>|    8.160(R)|   -0.063(R)|clk_IBUF          |   0.000|
ram2datainout<14>|    7.704(R)|   -0.159(R)|clk_IBUF          |   0.000|
ram2datainout<15>|    7.967(R)|   -0.100(R)|clk_IBUF          |   0.000|
rst              |   11.722(R)|    0.251(R)|clk_IBUF          |   0.000|
-----------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
ram2_CE          |   11.721(R)|clk_IBUF          |   0.000|
ram2_OE_L        |   11.679(R)|clk_IBUF          |   0.000|
ram2_WE_L        |   12.770(R)|clk_IBUF          |   0.000|
ram2addr<0>      |   11.935(R)|clk_IBUF          |   0.000|
ram2addr<1>      |   12.973(R)|clk_IBUF          |   0.000|
ram2addr<2>      |   13.504(R)|clk_IBUF          |   0.000|
ram2addr<3>      |   12.174(R)|clk_IBUF          |   0.000|
ram2addr<4>      |   13.437(R)|clk_IBUF          |   0.000|
ram2addr<5>      |   13.262(R)|clk_IBUF          |   0.000|
ram2addr<6>      |   12.837(R)|clk_IBUF          |   0.000|
ram2addr<7>      |   12.857(R)|clk_IBUF          |   0.000|
ram2addr<8>      |   13.355(R)|clk_IBUF          |   0.000|
ram2addr<9>      |   13.497(R)|clk_IBUF          |   0.000|
ram2addr<10>     |   12.564(R)|clk_IBUF          |   0.000|
ram2addr<11>     |   13.024(R)|clk_IBUF          |   0.000|
ram2addr<12>     |   13.346(R)|clk_IBUF          |   0.000|
ram2addr<13>     |   12.716(R)|clk_IBUF          |   0.000|
ram2addr<14>     |   12.376(R)|clk_IBUF          |   0.000|
ram2addr<15>     |   13.657(R)|clk_IBUF          |   0.000|
ram2datainout<0> |   12.150(R)|clk_IBUF          |   0.000|
ram2datainout<1> |   13.097(R)|clk_IBUF          |   0.000|
ram2datainout<2> |   13.151(R)|clk_IBUF          |   0.000|
ram2datainout<3> |   12.864(R)|clk_IBUF          |   0.000|
ram2datainout<4> |   12.404(R)|clk_IBUF          |   0.000|
ram2datainout<5> |   12.341(R)|clk_IBUF          |   0.000|
ram2datainout<6> |   13.270(R)|clk_IBUF          |   0.000|
ram2datainout<7> |   12.263(R)|clk_IBUF          |   0.000|
ram2datainout<8> |   13.088(R)|clk_IBUF          |   0.000|
ram2datainout<9> |   13.705(R)|clk_IBUF          |   0.000|
ram2datainout<10>|   11.710(R)|clk_IBUF          |   0.000|
ram2datainout<11>|   12.038(R)|clk_IBUF          |   0.000|
ram2datainout<12>|   13.140(R)|clk_IBUF          |   0.000|
ram2datainout<13>|   14.237(R)|clk_IBUF          |   0.000|
ram2datainout<14>|   12.085(R)|clk_IBUF          |   0.000|
ram2datainout<15>|   13.671(R)|clk_IBUF          |   0.000|
register1<0>     |   10.374(R)|clk_IBUF          |   0.000|
register1<1>     |   12.494(R)|clk_IBUF          |   0.000|
register1<2>     |   11.014(R)|clk_IBUF          |   0.000|
register1<3>     |    9.599(R)|clk_IBUF          |   0.000|
register1<4>     |   10.778(R)|clk_IBUF          |   0.000|
register1<5>     |    9.651(R)|clk_IBUF          |   0.000|
register1<6>     |    9.339(R)|clk_IBUF          |   0.000|
register1<7>     |    9.655(R)|clk_IBUF          |   0.000|
register1<8>     |    9.823(R)|clk_IBUF          |   0.000|
register1<9>     |    9.473(R)|clk_IBUF          |   0.000|
register1<10>    |   10.083(R)|clk_IBUF          |   0.000|
register1<11>    |    8.860(R)|clk_IBUF          |   0.000|
register1<12>    |    9.228(R)|clk_IBUF          |   0.000|
register1<13>    |   11.161(R)|clk_IBUF          |   0.000|
register1<14>    |   10.069(R)|clk_IBUF          |   0.000|
register1<15>    |    9.534(R)|clk_IBUF          |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.562|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
clk            |ram2_WE_L        |    8.254|
rst            |ram2_CE          |    8.482|
rst            |ram2_OE_L        |    8.350|
rst            |ram2_WE_L        |    9.678|
rst            |ram2addr<0>      |    8.927|
rst            |ram2addr<1>      |   10.142|
rst            |ram2addr<2>      |   10.193|
rst            |ram2addr<3>      |    9.166|
rst            |ram2addr<4>      |    8.881|
rst            |ram2addr<5>      |    9.363|
rst            |ram2addr<6>      |    8.074|
rst            |ram2addr<7>      |    8.372|
rst            |ram2addr<8>      |    8.365|
rst            |ram2addr<9>      |    9.163|
rst            |ram2addr<10>     |    9.589|
rst            |ram2addr<11>     |    8.412|
rst            |ram2addr<12>     |    8.667|
rst            |ram2addr<13>     |    8.918|
rst            |ram2addr<14>     |    8.638|
rst            |ram2addr<15>     |   10.158|
rst            |ram2datainout<0> |    9.040|
rst            |ram2datainout<1> |   10.135|
rst            |ram2datainout<2> |    9.856|
rst            |ram2datainout<3> |    9.862|
rst            |ram2datainout<4> |    9.045|
rst            |ram2datainout<5> |    9.233|
rst            |ram2datainout<6> |    9.515|
rst            |ram2datainout<7> |    9.300|
rst            |ram2datainout<8> |   10.165|
rst            |ram2datainout<9> |   10.782|
rst            |ram2datainout<10>|    8.787|
rst            |ram2datainout<11>|    9.189|
rst            |ram2datainout<12>|   10.217|
rst            |ram2datainout<13>|   11.314|
rst            |ram2datainout<14>|    9.076|
rst            |ram2datainout<15>|   10.748|
---------------+-----------------+---------+


Analysis completed Wed Dec 05 12:57:19 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



