DB_TYPE_REMOVE_GLITCH	,	V_12
"disable wakeup in S0i3 state|"	,	L_15
gpiochip_remove	,	F_63
spin_lock_init	,	F_46
"interrupt is enabled|"	,	L_3
"pin%d\t"	,	L_2
"Failed to add pin range\n"	,	L_39
debounce	,	V_19
AMD_GPIO_PINS_BANK2	,	V_44
direction_output	,	V_123
bank	,	V_25
AMD_GPIO_PINS_BANK1	,	V_43
AMD_GPIO_PINS_BANK0	,	V_42
"output is enabled|"	,	L_26
dev	,	V_77
irq_desc	,	V_80
amd_gpio_probe	,	F_44
defined	,	F_53
ARRAY_SIZE	,	F_54
pinconf_to_config_packed	,	F_39
reg64	,	V_83
IRQ_TYPE_LEVEL_LOW	,	V_73
amd_irq_ack	,	F_24
"input is low|"	,	L_31
"output is low|"	,	L_28
of_node	,	V_134
GFP_KERNEL	,	V_118
amd_gpio_irq_enable	,	F_15
DB_TYPE_PRESERVE_HIGH_GLITCH	,	V_74
INTERRUPT_ENABLE_OFF	,	V_45
amd_gpio_direction_input	,	F_3
handle_level_irq	,	V_72
gpiochip_irqchip_add	,	F_59
PULL_DOWN_ENABLE_OFF	,	V_52
seq_printf	,	F_14
PIN_STS_OFF	,	V_18
irq_data_get_irq_chip_data	,	F_16
irq_base	,	V_115
arg	,	V_102
ACTIVE_HIGH	,	V_62
ENOTSUPP	,	V_111
"enable wakeup in S0i3 state|"	,	L_14
PIN_CONFIG_BIAS_PULL_DOWN	,	V_106
AMD_GPIO_TOTAL_BANKS	,	V_41
chip	,	V_86
set	,	V_125
TOTAL_NUMBER_OF_PINS	,	V_132
d	,	V_54
seq_file	,	V_23
pull_down_enable	,	V_38
"Active high|"	,	L_5
"Couldn't register pinctrl driver\n"	,	L_38
i	,	V_26
irq	,	V_63
gpio_dev	,	V_7
DB_CNTRL_OFF	,	V_13
s	,	V_24
pinctrl_dev	,	V_91
handled	,	V_84
CLR_INTR_STAT	,	V_78
output_value	,	V_39
to_amd_gpio	,	F_1
amd_gpio_irq_handler	,	F_25
config	,	V_101
platform_device	,	V_114
DB_CNTRl_MASK	,	V_21
amd_get_group_name	,	F_35
pctrl	,	V_137
"disable wakeup in S4/S5 state|"	,	L_19
"disable wakeup in S3 state|"	,	L_17
dev_dbg	,	F_62
INTERRUPT_STS_OFF	,	V_79
out2	,	V_140
ACTIVE_LEVEL_MASK	,	V_61
WAKE_CNTRL_OFF	,	V_49
amd_gpio_irq_mask	,	F_18
reg	,	V_56
output_enable	,	V_40
out1	,	V_139
PIN_CONFIG_BIAS_PULL_UP	,	V_107
dbg_show	,	V_127
"output is high|"	,	L_27
platform_get_irq	,	F_52
ret	,	V_20
res	,	V_117
amd_gpio_set_debounce	,	F_12
pin_sts	,	V_35
PULL_UP_SEL_OFF	,	V_51
ACTIVE_LOW	,	V_66
"input is high|"	,	L_30
"Edge trigger|"	,	L_9
amd_gpio_remove	,	F_65
WAKE_INT_STATUS_REG0	,	V_88
npins	,	V_99
WAKE_INT_STATUS_REG1	,	V_87
amd_pinconf_group_set	,	F_43
spin_unlock_irqrestore	,	F_8
pctldev	,	V_92
WAKE_STS_OFF	,	V_89
name	,	V_96
"4k pull-up|"	,	L_22
"pull-down is enabled|"	,	L_24
WAKE_INT_MASTER_REG	,	V_57
generic_handle_irq	,	F_30
platform_get_resource	,	F_47
amd_gpio_dbg_show	,	F_13
desc	,	V_81
irq_get_chip	,	F_26
chained_irq_exit	,	F_32
"Pull-down is disabled|"	,	L_25
pin_reg	,	V_6
"pull-up is disabled|"	,	L_23
amd_gpio_set_value	,	F_11
dev_err	,	F_23
handle_simple_irq	,	V_142
LEVEL_TRIG_OFF	,	V_47
amd_gpio_irq_unmask	,	F_19
param	,	V_104
amd_pinctrl_desc	,	V_136
pinctrl_unregister	,	F_64
devm_ioremap_nocache	,	F_48
pinctrl_register	,	F_56
gc	,	V_3
handle_edge_irq	,	V_64
amd_pinconf_get	,	F_37
owner	,	V_129
EOI_MASK	,	V_58
"Unknow Active level|"	,	L_7
start	,	V_121
ngroups	,	V_93
label	,	V_128
BIT	,	F_6
"Failed to get gpio IRQ.\n"	,	L_37
kerncz_groups	,	V_135
base	,	V_9
"Invalid type value\n"	,	L_34
"8k pull-up|"	,	L_21
ENOMEM	,	V_119
ngpio	,	V_131
"interrupt is masked|"	,	L_13
hwirq	,	V_55
wake_cntrl0	,	V_32
interrupt_enable	,	V_30
wake_cntrl1	,	V_33
wake_cntrl2	,	V_34
"pull-up is enabled|"	,	L_20
lock	,	V_8
pull_up_sel	,	V_36
pinconf_to_config_param	,	F_38
DB_TYPE_PRESERVE_LOW_GLITCH	,	V_71
DRV_STRENGTH_SEL_MASK	,	V_110
OUTPUT_ENABLE_OFF	,	V_15
IRQ_TYPE_LEVEL_HIGH	,	V_69
chained_irq_enter	,	F_28
irq_data	,	V_53
pinconf_to_config_argument	,	F_41
CONFIG_OF_GPIO	,	V_133
ENODEV	,	V_138
"enable wakeup in S3 state|"	,	L_16
flags	,	V_5
PULL_UP_ENABLE_OFF	,	V_50
IRQ_TYPE_NONE	,	V_75
pull_up_enable	,	V_37
pins	,	V_97
IRQ_TYPE_EDGE_BOTH	,	V_67
__irq_set_handler_locked	,	F_22
get	,	V_124
"enable wakeup in S4/S5 state|"	,	L_18
LEVEL_TRIGGER	,	V_70
handle_bad_irq	,	F_31
amd_gpio_irqchip	,	V_141
amd_gpio_irq_disable	,	F_17
"GPIO bank%d\t"	,	L_1
ACTIVE_LEVEL_OFF	,	V_46
pin_config_param	,	V_103
interrupt_mask	,	V_31
amd_gpio_get_value	,	F_10
amd_gpio_irq_eoi	,	F_20
IRQ_TYPE_EDGE_RISING	,	V_60
off	,	V_82
EINVAL	,	V_22
BOTH_EADGE	,	V_68
"could not add irqchip\n"	,	L_40
"amd gpio driver loaded\n"	,	L_41
num_configs	,	V_113
direction_input	,	V_122
set_debounce	,	V_126
IRQ_TYPE_EDGE_FALLING	,	V_65
DB_TMR_LARGE_OFF	,	V_14
pinctrl_dev_get_drvdata	,	F_34
gpiochip_add	,	F_57
"Active low|"	,	L_4
pdev	,	V_76
PIN_CONFIG_DRIVE_STRENGTH	,	V_108
"%s %s %s %s %s %s\n"	,	L_32
pin	,	V_100
u32	,	T_1
amd_get_group_pins	,	F_36
INTERRUPT_MASK_OFF	,	V_48
amd_gpio	,	V_1
group	,	V_94
"output is disabled|"	,	L_29
gpiochip_add_pin_range	,	F_58
offset	,	V_4
" "	,	L_11
resource	,	V_116
amd_gpio_direction_output	,	F_9
" %s %s %s %s %s %s %s 0x%x\n"	,	L_33
THIS_MODULE	,	V_130
amd_pinconf_group_get	,	F_42
PTR_ERR	,	F_51
level_trig	,	V_28
amd_get_groups_count	,	F_33
spin_lock_irqsave	,	F_4
IRQ_TYPE_SENSE_MASK	,	V_59
DB_TMR_OUT_MASK	,	V_10
"Level trigger|"	,	L_8
platform_set_drvdata	,	F_61
"interrupt is unmasked|"	,	L_12
devm_kzalloc	,	F_45
configs	,	V_112
"Failed to get gpio io resource.\n"	,	L_36
platform_get_drvdata	,	F_66
"interrupt is disabled|"	,	L_10
OUTPUT_VALUE_OFF	,	V_17
irqdomain	,	V_90
"Active on both|"	,	L_6
irq_find_mapping	,	F_29
DRV_STRENGTH_SEL_OFF	,	V_109
DB_TMR_OUT_UNIT_OFF	,	V_11
IORESOURCE_MEM	,	V_120
value	,	V_16
irq_chip	,	V_85
gpiochip_set_chained_irqchip	,	F_60
dev_name	,	F_55
readl	,	F_5
writel	,	F_7
PIN_CONFIG_INPUT_DEBOUNCE	,	V_105
groups	,	V_95
gpio_chip	,	V_2
resource_size	,	F_49
container_of	,	F_2
u64	,	T_2
amd_gpio_irq_set_type	,	F_21
active_level	,	V_29
amd_pinconf_set	,	F_40
pin_num	,	V_27
num_pins	,	V_98
"Invalid config param %04x\n"	,	L_35
irq_desc_get_handler_data	,	F_27
IS_ERR	,	F_50
