TRACE::2022-05-30.17:49:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-05-30.17:49:58::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform"
		}]
}
TRACE::2022-05-30.17:49:58::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-05-30.17:49:58::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-05-30.17:49:58::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform"
		}]
}
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-30.17:49:58::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::mss does not exists at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Creating sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Adding the swdes entry, created swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::updating the scw layer changes to swdes at   /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Writing mss at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-30.17:49:58::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-05-30.17:49:58::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-05-30.17:49:58::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-30.17:49:58::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-05-30.17:49:58::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.17:49:58::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-05-30.17:49:58::SCWMssOS::Could not open the swdb for /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2022-05-30.17:49:58::SCWMssOS::Could not open the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-05-30.17:49:58::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-30.17:49:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.17:49:58::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-30.17:49:58::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-05-30.17:49:58::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-30.17:49:58::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-05-30.17:49:58::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-30.17:49:58::SCWSystem::Not a boot domain 
LOG::2022-05-30.17:49:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-30.17:49:58::SCWDomain::Generating domain artifcats
TRACE::2022-05-30.17:49:58::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-30.17:49:58::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-30.17:49:58::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-30.17:49:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-30.17:49:58::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-05-30.17:49:58::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-30.17:49:58::SCWMssOS::Copying to export directory.
TRACE::2022-05-30.17:49:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-30.17:49:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-30.17:49:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-30.17:49:58::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-05-30.17:49:58::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-05-30.17:49:58::SCWPlatform::Started preparing the platform 
TRACE::2022-05-30.17:49:58::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-05-30.17:49:58::SCWSystem::dir created 
TRACE::2022-05-30.17:49:58::SCWSystem::Writing the bif 
TRACE::2022-05-30.17:49:58::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-30.17:49:58::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-30.17:49:58::SCWPlatform::Completed generating the platform
TRACE::2022-05-30.17:49:58::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.17:49:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.17:49:58::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-30.17:49:58::SCWPlatform::updated the xpfm file.
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.17:49:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.17:49:58::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.17:49:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.17:49:58::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-30.17:49:58::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.17:49:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.17:49:58::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-30.17:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:58::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-30.17:49:59::SCWPlatform::Clearing the existing platform
TRACE::2022-05-30.17:49:59::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-30.17:49:59::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:59::SCWSystem::Clearing the domains completed.
TRACE::2022-05-30.17:49:59::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:59::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.17:49:59::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-05-30.17:49:59::SCWReader::Active system found as  function_gen_platform
TRACE::2022-05-30.17:49:59::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-05-30.17:49:59::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-30.17:49:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-30.17:49:59::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-30.17:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-30.17:49:59::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-30.17:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-30.17:49:59::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-30.17:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-30.17:49:59::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-30.17:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:59::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-30.17:49:59::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:59::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:59::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:59::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.17:49:59::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-30.17:49:59::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:59::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.17:49:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.17:49:59::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.17:49:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-30.17:49:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-30.17:49:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:49:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:49:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-30.17:49:59::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-30.17:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:49:59::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:59::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:49:59::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:49:59::SCWReader::No isolation master present  
LOG::2022-05-30.17:50:36::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-05-30.17:50:36::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-30.17:50:36::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-05-30.17:50:36::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-30.17:50:36::SCWSystem::Not a boot domain 
LOG::2022-05-30.17:50:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-30.17:50:36::SCWDomain::Generating domain artifcats
TRACE::2022-05-30.17:50:36::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-30.17:50:36::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-30.17:50:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:50:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:50:36::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-30.17:50:36::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-30.17:50:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:50:36::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:50:36::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:50:36::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:50:36::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-30.17:50:36::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:50:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-30.17:50:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-30.17:50:36::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-05-30.17:50:36::SCWMssOS::doing bsp build ... 
TRACE::2022-05-30.17:50:36::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-05-30.17:50:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.17:50:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.17:50:36::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.17:50:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.17:50:36::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.17:50:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.17:50:36::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.17:50:36::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.17:50:36::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-30.17:50:36::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-30.17:50:36::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-05-30.17:50:36::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-05-30.17:50:36::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-05-30.17:50:36::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-05-30.17:50:36::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-05-30.17:50:36::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-05-30.17:50:36::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-05-30.17:50:36::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-05-30.17:50:36::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-05-30.17:50:36::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-05-30.17:50:36::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-30.17:50:36::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-30.17:50:36::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.17:50:36::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.17:50:36::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.17:50:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.17:50:36::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Compiling PmodENC

TRACE::2022-05-30.17:50:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-05-30.17:50:36::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-30.17:50:36::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-30.17:50:36::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:36::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.17:50:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.17:50:37::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Compiling nexys4IO...

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-05-30.17:50:37::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-05-30.17:50:37::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Compiling signal_generator...

TRACE::2022-05-30.17:50:37::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-05-30.17:50:37::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.17:50:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.17:50:37::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.17:50:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.17:50:37::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.17:50:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.17:50:37::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.17:50:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.17:50:37::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-30.17:50:37::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-30.17:50:37::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-05-30.17:50:37::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-05-30.17:50:37::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-05-30.17:50:37::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-05-30.17:50:37::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-05-30.17:50:37::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-05-30.17:50:37::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-05-30.17:50:37::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-05-30.17:50:37::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-30.17:50:37::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-30.17:50:37::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-05-30.17:50:37::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-05-30.17:50:37::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.17:50:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.17:50:37::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-30.17:50:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-05-30.17:50:37::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-30.17:50:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-05-30.17:50:37::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-30.17:50:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-05-30.17:50:37::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-05-30.17:50:37::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-05-30.17:50:37::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-05-30.17:50:37::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-05-30.17:50:37::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-05-30.17:50:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-05-30.17:50:38::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-05-30.17:50:38::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-05-30.17:50:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.17:50:38::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.17:50:38::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-05-30.17:50:38::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-05-30.17:50:38::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-05-30.17:50:38::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.17:50:39::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-05-30.17:50:39::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-05-30.17:50:39::SCWMssOS::make --no-print-directory archive

TRACE::2022-05-30.17:50:39::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-05-30.17:50:39::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-05-30.17:50:39::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-05-30.17:50:39::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-05-30.17:50:39::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-05-30.17:50:39::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-05-30.17:50:39::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-05-30.17:50:39::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-05-30.17:50:39::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-05-30.17:50:39::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-05-30.17:50:39::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-05-30.17:50:39::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-05-30.17:50:39::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-05-30.17:50:39::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-05-30.17:50:39::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-05-30.17:50:39::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-05-30.17:50:39::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-05-30.17:50:39::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-05-30.17:50:39::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-05-30.17:50:39::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-05-30.17:50:39::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-05-30.17:50:39::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-05-30.17:50:39::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-05-30.17:50:39::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-05-30.17:50:39::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-05-30.17:50:39::SCWMssOS::Finished building libraries

TRACE::2022-05-30.17:50:39::SCWMssOS::Copying to export directory.
TRACE::2022-05-30.17:50:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-30.17:50:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-30.17:50:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-30.17:50:39::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-05-30.17:50:39::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-05-30.17:50:39::SCWPlatform::Started preparing the platform 
TRACE::2022-05-30.17:50:39::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-05-30.17:50:39::SCWSystem::dir created 
TRACE::2022-05-30.17:50:39::SCWSystem::Writing the bif 
TRACE::2022-05-30.17:50:39::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-30.17:50:39::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-30.17:50:39::SCWPlatform::Completed generating the platform
TRACE::2022-05-30.17:50:39::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:50:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.17:50:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.17:50:39::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.17:50:39::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:39::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:39::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:39::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:50:39::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:50:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-30.17:50:39::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-30.17:50:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:50:39::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:50:39::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:50:39::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:50:39::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-30.17:50:39::SCWPlatform::updated the xpfm file.
TRACE::2022-05-30.17:50:39::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:39::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:39::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:39::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:50:39::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:50:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:50:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-30.17:50:39::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-30.17:50:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:50:39::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:50:39::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:50:39::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:48::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.17:55:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.17:55:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:49::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-30.17:55:49::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-30.17:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:49::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-30.17:55:49::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-30.17:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:55:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.17:55:49::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:49::SCWPlatform::update - Opened existing hwdb nexysA7fpga_4
TRACE::2022-05-30.17:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:49::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.17:55:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.17:55:49::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.17:55:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.17:55:49::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:49::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.17:55:49::SCWPlatform::Opened new HwDB with name nexysA7fpga_5
TRACE::2022-05-30.17:55:49::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.17:55:49::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:49::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.17:55:49::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:49::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2022-05-30.17:55:49::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2022-05-30.17:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:49::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:49::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:55:49::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:49::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-30.17:55:50::SCWPlatform::Clearing the existing platform
TRACE::2022-05-30.17:55:50::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-30.17:55:50::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:50::SCWSystem::Clearing the domains completed.
TRACE::2022-05-30.17:55:50::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:50::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:50::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:50::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.17:55:50::SCWPlatform::Opened new HwDB with name nexysA7fpga_6
TRACE::2022-05-30.17:55:50::SCWReader::Active system found as  function_gen_platform
TRACE::2022-05-30.17:55:50::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-05-30.17:55:50::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-30.17:55:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:50::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-05-30.17:55:50::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-05-30.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:50::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-05-30.17:55:50::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-05-30.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:50::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-05-30.17:55:50::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-05-30.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:50::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-05-30.17:55:50::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-05-30.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:50::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-30.17:55:50::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:50::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:50::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:50::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.17:55:50::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-30.17:55:50::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:50::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.17:55:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.17:55:50::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.17:55:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-30.17:55:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-30.17:55:50::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:50::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-05-30.17:55:50::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-05-30.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:50::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:50::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:55:50::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:50::SCWReader::No isolation master present  
LOG::2022-05-30.17:55:58::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-05-30.17:55:58::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-30.17:55:58::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-05-30.17:55:58::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-30.17:55:58::SCWSystem::Not a boot domain 
LOG::2022-05-30.17:55:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-30.17:55:58::SCWDomain::Generating domain artifcats
TRACE::2022-05-30.17:55:58::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-30.17:55:58::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-30.17:55:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-05-30.17:55:58::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2022-05-30.17:55:58::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2022-05-30.17:55:58::SCWPlatform::Opened new HwDB with name nexysA7fpga_7
TRACE::2022-05-30.17:55:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:55:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:58::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-30.17:55:58::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-30.17:55:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-30.17:55:58::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-05-30.17:55:58::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-30.17:55:58::SCWMssOS::Copying to export directory.
TRACE::2022-05-30.17:55:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-30.17:55:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-30.17:55:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-30.17:55:58::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-05-30.17:55:58::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-05-30.17:55:58::SCWPlatform::Started preparing the platform 
TRACE::2022-05-30.17:55:58::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-05-30.17:55:58::SCWSystem::dir created 
TRACE::2022-05-30.17:55:58::SCWSystem::Writing the bif 
TRACE::2022-05-30.17:55:58::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-30.17:55:58::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-30.17:55:58::SCWPlatform::Completed generating the platform
TRACE::2022-05-30.17:55:58::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.17:55:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.17:55:58::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.17:55:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-05-30.17:55:58::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-05-30.17:55:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:55:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:58::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-30.17:55:58::SCWPlatform::updated the xpfm file.
TRACE::2022-05-30.17:55:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.17:55:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.17:55:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.17:55:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-05-30.17:55:58::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-05-30.17:55:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.17:55:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.17:55:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.17:55:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.18:18:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.18:18:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-05-30.18:18:16::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-05-30.18:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-05-30.18:18:16::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-05-30.18:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:16::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:16::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:18:16::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.18:18:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:16::SCWPlatform::update - Opened existing hwdb nexysA7fpga_9
TRACE::2022-05-30.18:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:16::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.18:18:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.18:18:16::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.18:18:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.18:18:16::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.18:18:16::SCWPlatform::Opened new HwDB with name nexysA7fpga_10
TRACE::2022-05-30.18:18:16::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.18:18:16::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:16::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.18:18:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-05-30.18:18:16::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-05-30.18:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:16::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:16::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:18:16::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:16::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-30.18:18:17::SCWPlatform::Clearing the existing platform
TRACE::2022-05-30.18:18:17::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-30.18:18:17::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:17::SCWSystem::Clearing the domains completed.
TRACE::2022-05-30.18:18:17::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:17::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.18:18:17::SCWPlatform::Opened new HwDB with name nexysA7fpga_11
TRACE::2022-05-30.18:18:17::SCWReader::Active system found as  function_gen_platform
TRACE::2022-05-30.18:18:17::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-05-30.18:18:17::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-30.18:18:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-05-30.18:18:17::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-05-30.18:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-05-30.18:18:17::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-05-30.18:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-05-30.18:18:17::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-05-30.18:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-05-30.18:18:17::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-05-30.18:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:17::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-30.18:18:17::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:17::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:17::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:17::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.18:18:17::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-30.18:18:17::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:17::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.18:18:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.18:18:17::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.18:18:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-30.18:18:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-30.18:18:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-05-30.18:18:17::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-05-30.18:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:17::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:17::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:18:17::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:17::SCWReader::No isolation master present  
LOG::2022-05-30.18:18:26::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-05-30.18:18:26::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-30.18:18:26::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-05-30.18:18:26::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-30.18:18:26::SCWSystem::Not a boot domain 
LOG::2022-05-30.18:18:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-30.18:18:26::SCWDomain::Generating domain artifcats
TRACE::2022-05-30.18:18:26::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-30.18:18:26::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-30.18:18:26::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:26::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-05-30.18:18:26::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2022-05-30.18:18:26::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2022-05-30.18:18:26::SCWPlatform::Opened new HwDB with name nexysA7fpga_12
TRACE::2022-05-30.18:18:26::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:26::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:18:26::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:26::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-30.18:18:26::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-30.18:18:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-30.18:18:26::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-05-30.18:18:26::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-30.18:18:26::SCWMssOS::Copying to export directory.
TRACE::2022-05-30.18:18:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-30.18:18:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-30.18:18:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-30.18:18:26::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-05-30.18:18:26::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-05-30.18:18:26::SCWPlatform::Started preparing the platform 
TRACE::2022-05-30.18:18:26::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-05-30.18:18:26::SCWSystem::dir created 
TRACE::2022-05-30.18:18:26::SCWSystem::Writing the bif 
TRACE::2022-05-30.18:18:26::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-30.18:18:26::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-30.18:18:26::SCWPlatform::Completed generating the platform
TRACE::2022-05-30.18:18:26::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.18:18:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.18:18:26::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.18:18:26::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:26::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_12
TRACE::2022-05-30.18:18:26::SCWPlatform::Opened existing hwdb nexysA7fpga_12
TRACE::2022-05-30.18:18:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:26::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:26::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:18:26::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:26::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-30.18:18:26::SCWPlatform::updated the xpfm file.
TRACE::2022-05-30.18:18:26::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:18:26::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:18:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:18:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_12
TRACE::2022-05-30.18:18:26::SCWPlatform::Opened existing hwdb nexysA7fpga_12
TRACE::2022-05-30.18:18:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:18:26::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:18:26::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:18:26::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:30::SCWPlatform::Clearing the existing platform
TRACE::2022-05-30.18:48:30::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-30.18:48:30::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:30::SCWSystem::Clearing the domains completed.
TRACE::2022-05-30.18:48:30::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:30::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.18:48:30::SCWPlatform::Opened new HwDB with name nexysA7fpga_14
TRACE::2022-05-30.18:48:30::SCWReader::Active system found as  function_gen_platform
TRACE::2022-05-30.18:48:30::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-05-30.18:48:30::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-30.18:48:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-30.18:48:30::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-30.18:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-30.18:48:30::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-30.18:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-30.18:48:30::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-30.18:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-30.18:48:30::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-30.18:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:30::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-30.18:48:30::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:30::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:30::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:30::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.18:48:30::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-30.18:48:30::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:30::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.18:48:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.18:48:30::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.18:48:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-30.18:48:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-30.18:48:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-30.18:48:30::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-30.18:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:30::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:30::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:48:30::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:30::SCWReader::No isolation master present  
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.18:48:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.18:48:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:36::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-30.18:48:36::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-30.18:48:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:36::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-05-30.18:48:36::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-05-30.18:48:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:36::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:36::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:48:36::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.18:48:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:36::SCWPlatform::update - Opened existing hwdb nexysA7fpga_15
TRACE::2022-05-30.18:48:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:36::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.18:48:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.18:48:36::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.18:48:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.18:48:36::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.18:48:36::SCWPlatform::Opened new HwDB with name nexysA7fpga_16
TRACE::2022-05-30.18:48:36::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.18:48:36::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:36::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.18:48:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:36::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-05-30.18:48:36::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-05-30.18:48:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:36::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:36::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:48:36::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:36::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-30.18:48:45::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-05-30.18:48:45::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-30.18:48:45::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-05-30.18:48:45::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-30.18:48:45::SCWSystem::Not a boot domain 
LOG::2022-05-30.18:48:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-30.18:48:45::SCWDomain::Generating domain artifcats
TRACE::2022-05-30.18:48:45::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-30.18:48:45::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-30.18:48:45::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:45::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-05-30.18:48:45::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-05-30.18:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:45::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:45::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:48:45::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:45::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-30.18:48:45::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-30.18:48:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-30.18:48:45::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-05-30.18:48:45::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-30.18:48:45::SCWMssOS::Copying to export directory.
TRACE::2022-05-30.18:48:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-30.18:48:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-30.18:48:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-30.18:48:45::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-05-30.18:48:45::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-05-30.18:48:45::SCWPlatform::Started preparing the platform 
TRACE::2022-05-30.18:48:45::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-05-30.18:48:45::SCWSystem::dir created 
TRACE::2022-05-30.18:48:45::SCWSystem::Writing the bif 
TRACE::2022-05-30.18:48:45::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-30.18:48:45::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-30.18:48:45::SCWPlatform::Completed generating the platform
TRACE::2022-05-30.18:48:45::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.18:48:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.18:48:45::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.18:48:45::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:45::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-05-30.18:48:45::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-05-30.18:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:45::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:45::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:48:45::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:45::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-30.18:48:45::SCWPlatform::updated the xpfm file.
TRACE::2022-05-30.18:48:45::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.18:48:45::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.18:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.18:48:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-05-30.18:48:45::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-05-30.18:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.18:48:45::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.18:48:45::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.18:48:45::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:23::SCWPlatform::Clearing the existing platform
TRACE::2022-05-30.23:08:23::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-30.23:08:23::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:23::SCWSystem::Clearing the domains completed.
TRACE::2022-05-30.23:08:23::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:23::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.23:08:23::SCWPlatform::Opened new HwDB with name nexysA7fpga_18
TRACE::2022-05-30.23:08:23::SCWReader::Active system found as  function_gen_platform
TRACE::2022-05-30.23:08:23::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-05-30.23:08:23::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-30.23:08:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-05-30.23:08:23::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-05-30.23:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-05-30.23:08:23::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-05-30.23:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-05-30.23:08:23::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-05-30.23:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-05-30.23:08:23::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-05-30.23:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:23::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-30.23:08:23::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:23::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:23::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:23::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.23:08:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-30.23:08:23::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:23::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.23:08:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.23:08:23::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:08:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-30.23:08:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-30.23:08:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-05-30.23:08:23::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-05-30.23:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:23::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:23::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:08:23::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:23::SCWReader::No isolation master present  
TRACE::2022-05-30.23:08:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.23:08:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.23:08:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-05-30.23:08:30::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-05-30.23:08:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-05-30.23:08:30::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-05-30.23:08:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:30::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:30::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:08:30::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.23:08:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:30::SCWPlatform::update - Opened existing hwdb nexysA7fpga_19
TRACE::2022-05-30.23:08:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:30::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.23:08:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.23:08:30::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:08:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.23:08:30::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:31::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:31::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:31::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:31::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:31::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.23:08:31::SCWPlatform::Opened new HwDB with name nexysA7fpga_20
TRACE::2022-05-30.23:08:31::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.23:08:31::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:31::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:08:31::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:31::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:31::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:31::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:31::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_20
TRACE::2022-05-30.23:08:31::SCWPlatform::Opened existing hwdb nexysA7fpga_20
TRACE::2022-05-30.23:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:31::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:31::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:08:31::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:31::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-30.23:08:43::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-05-30.23:08:43::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-30.23:08:43::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-05-30.23:08:43::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-30.23:08:43::SCWSystem::Not a boot domain 
LOG::2022-05-30.23:08:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-30.23:08:43::SCWDomain::Generating domain artifcats
TRACE::2022-05-30.23:08:43::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-30.23:08:43::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-30.23:08:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_20
TRACE::2022-05-30.23:08:43::SCWPlatform::Opened existing hwdb nexysA7fpga_20
TRACE::2022-05-30.23:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:43::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:43::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:08:43::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:43::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-30.23:08:43::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-30.23:08:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-30.23:08:43::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-05-30.23:08:43::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-30.23:08:43::SCWMssOS::Copying to export directory.
TRACE::2022-05-30.23:08:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-30.23:08:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-30.23:08:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-30.23:08:43::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-05-30.23:08:43::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-05-30.23:08:43::SCWPlatform::Started preparing the platform 
TRACE::2022-05-30.23:08:43::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-05-30.23:08:43::SCWSystem::dir created 
TRACE::2022-05-30.23:08:43::SCWSystem::Writing the bif 
TRACE::2022-05-30.23:08:43::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-30.23:08:43::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-30.23:08:43::SCWPlatform::Completed generating the platform
TRACE::2022-05-30.23:08:43::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.23:08:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.23:08:43::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:08:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_20
TRACE::2022-05-30.23:08:43::SCWPlatform::Opened existing hwdb nexysA7fpga_20
TRACE::2022-05-30.23:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:43::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:43::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:08:43::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:43::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-30.23:08:43::SCWPlatform::updated the xpfm file.
TRACE::2022-05-30.23:08:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:08:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:08:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_20
TRACE::2022-05-30.23:08:43::SCWPlatform::Opened existing hwdb nexysA7fpga_20
TRACE::2022-05-30.23:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:08:43::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:08:43::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:08:43::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:21:57::SCWPlatform::Clearing the existing platform
TRACE::2022-05-30.23:21:57::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-30.23:21:57::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:21:57::SCWSystem::Clearing the domains completed.
TRACE::2022-05-30.23:21:57::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:21:57::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:21:57::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:21:57::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:21:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.23:21:57::SCWPlatform::Opened new HwDB with name nexysA7fpga_21
TRACE::2022-05-30.23:21:57::SCWReader::Active system found as  function_gen_platform
TRACE::2022-05-30.23:21:57::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-05-30.23:21:57::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-30.23:21:57::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:21:57::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:21:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-05-30.23:21:57::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-05-30.23:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:21:57::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:21:57::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:21:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-05-30.23:21:57::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-05-30.23:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:21:57::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:21:57::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:21:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-05-30.23:21:57::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-05-30.23:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:21:57::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:21:57::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:21:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-05-30.23:21:57::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-05-30.23:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:21:57::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:21:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-30.23:21:57::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:21:57::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:21:57::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:21:57::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.23:21:57::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-30.23:21:57::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:21:57::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:21:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.23:21:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.23:21:57::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:21:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-30.23:21:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-30.23:21:57::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:21:57::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:21:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-05-30.23:21:57::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-05-30.23:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:21:57::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:21:57::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:21:57::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:21:57::SCWReader::No isolation master present  
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.23:22:03::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:22:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.23:22:03::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:22:03::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:22:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-05-30.23:22:03::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-05-30.23:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:22:03::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:22:03::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:22:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-05-30.23:22:03::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-05-30.23:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:22:03::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:03::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:22:03::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:03::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.23:22:03::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:22:03::SCWPlatform::update - Opened existing hwdb nexysA7fpga_22
TRACE::2022-05-30.23:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:22:03::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.23:22:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.23:22:03::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:22:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.23:22:03::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:03::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:22:03::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:22:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.23:22:03::SCWPlatform::Opened new HwDB with name nexysA7fpga_23
TRACE::2022-05-30.23:22:03::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.23:22:03::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:03::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:22:03::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:22:03::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:22:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_23
TRACE::2022-05-30.23:22:03::SCWPlatform::Opened existing hwdb nexysA7fpga_23
TRACE::2022-05-30.23:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:22:03::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:03::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:22:03::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:03::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-30.23:22:15::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-05-30.23:22:15::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-30.23:22:15::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-05-30.23:22:15::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-30.23:22:15::SCWSystem::Not a boot domain 
LOG::2022-05-30.23:22:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-30.23:22:15::SCWDomain::Generating domain artifcats
TRACE::2022-05-30.23:22:15::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-30.23:22:15::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-30.23:22:15::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:22:15::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:22:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_23
TRACE::2022-05-30.23:22:15::SCWPlatform::Opened existing hwdb nexysA7fpga_23
TRACE::2022-05-30.23:22:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:22:15::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:15::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:22:15::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:15::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-30.23:22:15::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-30.23:22:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-30.23:22:15::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-05-30.23:22:15::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-30.23:22:15::SCWMssOS::Copying to export directory.
TRACE::2022-05-30.23:22:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-30.23:22:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-30.23:22:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-30.23:22:15::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-05-30.23:22:15::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-05-30.23:22:15::SCWPlatform::Started preparing the platform 
TRACE::2022-05-30.23:22:15::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-05-30.23:22:15::SCWSystem::dir created 
TRACE::2022-05-30.23:22:15::SCWSystem::Writing the bif 
TRACE::2022-05-30.23:22:15::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-30.23:22:15::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-30.23:22:15::SCWPlatform::Completed generating the platform
TRACE::2022-05-30.23:22:15::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.23:22:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.23:22:15::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:22:15::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:22:15::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:22:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_23
TRACE::2022-05-30.23:22:15::SCWPlatform::Opened existing hwdb nexysA7fpga_23
TRACE::2022-05-30.23:22:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:22:15::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:15::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:22:15::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:15::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-30.23:22:15::SCWPlatform::updated the xpfm file.
TRACE::2022-05-30.23:22:15::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:22:15::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:22:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:22:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_23
TRACE::2022-05-30.23:22:15::SCWPlatform::Opened existing hwdb nexysA7fpga_23
TRACE::2022-05-30.23:22:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:22:15::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:22:15::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:22:15::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:23::SCWPlatform::Clearing the existing platform
TRACE::2022-05-30.23:35:23::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-30.23:35:23::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:23::SCWSystem::Clearing the domains completed.
TRACE::2022-05-30.23:35:23::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-30.23:35:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:23::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:23::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.23:35:24::SCWPlatform::Opened new HwDB with name nexysA7fpga_25
TRACE::2022-05-30.23:35:24::SCWReader::Active system found as  function_gen_platform
TRACE::2022-05-30.23:35:24::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-05-30.23:35:24::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-30.23:35:24::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:24::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_25
TRACE::2022-05-30.23:35:24::SCWPlatform::Opened existing hwdb nexysA7fpga_25
TRACE::2022-05-30.23:35:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:24::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:24::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_25
TRACE::2022-05-30.23:35:24::SCWPlatform::Opened existing hwdb nexysA7fpga_25
TRACE::2022-05-30.23:35:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:24::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:24::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_25
TRACE::2022-05-30.23:35:24::SCWPlatform::Opened existing hwdb nexysA7fpga_25
TRACE::2022-05-30.23:35:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:24::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:24::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_25
TRACE::2022-05-30.23:35:24::SCWPlatform::Opened existing hwdb nexysA7fpga_25
TRACE::2022-05-30.23:35:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:24::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-30.23:35:24::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:24::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:24::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:24::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.23:35:24::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-30.23:35:24::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:24::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.23:35:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.23:35:24::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:35:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-30.23:35:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-30.23:35:24::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:24::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_25
TRACE::2022-05-30.23:35:24::SCWPlatform::Opened existing hwdb nexysA7fpga_25
TRACE::2022-05-30.23:35:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:24::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:24::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:35:24::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:24::SCWReader::No isolation master present  
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.23:35:31::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.23:35:31::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:31::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_25
TRACE::2022-05-30.23:35:31::SCWPlatform::Opened existing hwdb nexysA7fpga_25
TRACE::2022-05-30.23:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:31::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:31::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_25
TRACE::2022-05-30.23:35:31::SCWPlatform::Opened existing hwdb nexysA7fpga_25
TRACE::2022-05-30.23:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:31::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:31::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:35:31::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:31::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-30.23:35:31::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:31::SCWPlatform::update - Opened existing hwdb nexysA7fpga_26
TRACE::2022-05-30.23:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:31::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.23:35:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.23:35:31::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:35:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-05-30.23:35:31::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:31::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:31::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-30.23:35:31::SCWPlatform::Opened new HwDB with name nexysA7fpga_27
TRACE::2022-05-30.23:35:31::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-30.23:35:31::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:31::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:35:31::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:31::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_27
TRACE::2022-05-30.23:35:31::SCWPlatform::Opened existing hwdb nexysA7fpga_27
TRACE::2022-05-30.23:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:31::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:31::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:35:31::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:31::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-30.23:35:43::SCWMssOS::cleaning the bsp 
TRACE::2022-05-30.23:35:43::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2022-05-30.23:35:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-05-30.23:35:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-05-30.23:35:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-05-30.23:35:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-05-30.23:35:44::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-05-30.23:35:44::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s clean 

TRACE::2022-05-30.23:35:44::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-05-30.23:35:44::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s clean 

TRACE::2022-05-30.23:35:44::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-05-30.23:35:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-05-30.23:35:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-05-30.23:35:44::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-05-30.23:35:44::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-05-30.23:35:52::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-05-30.23:35:52::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-30.23:35:52::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-05-30.23:35:52::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-30.23:35:52::SCWSystem::Not a boot domain 
LOG::2022-05-30.23:35:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-30.23:35:52::SCWDomain::Generating domain artifcats
TRACE::2022-05-30.23:35:52::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-30.23:35:52::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-30.23:35:52::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:52::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:52::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:52::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:52::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_27
TRACE::2022-05-30.23:35:52::SCWPlatform::Opened existing hwdb nexysA7fpga_27
TRACE::2022-05-30.23:35:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:52::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:52::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:35:52::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:52::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-30.23:35:52::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-30.23:35:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-30.23:35:52::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-05-30.23:35:52::SCWMssOS::doing bsp build ... 
TRACE::2022-05-30.23:35:52::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-05-30.23:35:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.23:35:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.23:35:52::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.23:35:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.23:35:52::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.23:35:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.23:35:52::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.23:35:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.23:35:52::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-30.23:35:52::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-30.23:35:52::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-05-30.23:35:52::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-05-30.23:35:52::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-05-30.23:35:52::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-05-30.23:35:52::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-05-30.23:35:52::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-05-30.23:35:52::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-05-30.23:35:52::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-05-30.23:35:52::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-05-30.23:35:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-05-30.23:35:52::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-30.23:35:52::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-30.23:35:52::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.23:35:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.23:35:52::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.23:35:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.23:35:52::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Compiling PmodENC

TRACE::2022-05-30.23:35:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-05-30.23:35:52::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-30.23:35:52::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-30.23:35:52::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:52::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.23:35:53::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.23:35:53::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Compiling nexys4IO...

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-05-30.23:35:53::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-05-30.23:35:53::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Compiling signal_generator...

TRACE::2022-05-30.23:35:53::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-05-30.23:35:53::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.23:35:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.23:35:53::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.23:35:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.23:35:53::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-30.23:35:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-05-30.23:35:53::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.23:35:53::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.23:35:53::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-30.23:35:53::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-30.23:35:53::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-05-30.23:35:53::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-05-30.23:35:53::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-05-30.23:35:53::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-05-30.23:35:53::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-05-30.23:35:53::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-05-30.23:35:53::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-05-30.23:35:53::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-05-30.23:35:53::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-05-30.23:35:53::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-05-30.23:35:53::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-05-30.23:35:53::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-05-30.23:35:53::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.23:35:53::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.23:35:53::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-30.23:35:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-05-30.23:35:53::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-30.23:35:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-05-30.23:35:53::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-30.23:35:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-05-30.23:35:53::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-05-30.23:35:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-05-30.23:35:53::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-05-30.23:35:53::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-05-30.23:35:53::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-05-30.23:35:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-05-30.23:35:53::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-05-30.23:35:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-05-30.23:35:53::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-05-30.23:35:53::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:53::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-05-30.23:35:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-05-30.23:35:53::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-05-30.23:35:54::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-05-30.23:35:55::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-05-30.23:35:55::SCWMssOS::make --no-print-directory archive

TRACE::2022-05-30.23:35:55::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-05-30.23:35:55::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-05-30.23:35:55::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-05-30.23:35:55::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-05-30.23:35:55::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-05-30.23:35:55::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-05-30.23:35:55::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-05-30.23:35:55::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-05-30.23:35:55::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-05-30.23:35:55::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-05-30.23:35:55::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-05-30.23:35:55::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-05-30.23:35:55::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-05-30.23:35:55::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-05-30.23:35:55::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-05-30.23:35:55::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-05-30.23:35:55::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-05-30.23:35:55::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-05-30.23:35:55::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-05-30.23:35:55::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-05-30.23:35:55::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-05-30.23:35:55::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-05-30.23:35:55::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-05-30.23:35:55::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-05-30.23:35:55::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-05-30.23:35:55::SCWMssOS::Finished building libraries

TRACE::2022-05-30.23:35:55::SCWMssOS::Copying to export directory.
TRACE::2022-05-30.23:35:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-30.23:35:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-30.23:35:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-30.23:35:55::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-05-30.23:35:55::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-05-30.23:35:55::SCWPlatform::Started preparing the platform 
TRACE::2022-05-30.23:35:55::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-05-30.23:35:55::SCWSystem::dir created 
TRACE::2022-05-30.23:35:55::SCWSystem::Writing the bif 
TRACE::2022-05-30.23:35:55::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-30.23:35:55::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-30.23:35:55::SCWPlatform::Completed generating the platform
TRACE::2022-05-30.23:35:55::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-30.23:35:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-30.23:35:55::SCWMssOS::Commit changes completed.
TRACE::2022-05-30.23:35:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_27
TRACE::2022-05-30.23:35:55::SCWPlatform::Opened existing hwdb nexysA7fpga_27
TRACE::2022-05-30.23:35:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:55::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:55::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:35:55::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:55::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-30.23:35:55::SCWPlatform::updated the xpfm file.
TRACE::2022-05-30.23:35:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-30.23:35:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-30.23:35:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-30.23:35:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_27
TRACE::2022-05-30.23:35:55::SCWPlatform::Opened existing hwdb nexysA7fpga_27
TRACE::2022-05-30.23:35:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-30.23:35:55::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-30.23:35:55::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-30.23:35:55::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:54::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:54::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:54::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:56::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-31.00:39:56::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-05-31.00:39:56::SCWReader::Active system found as  function_gen_platform
TRACE::2022-05-31.00:39:56::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-05-31.00:39:56::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-31.00:39:56::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:56::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-05-31.00:39:56::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-05-31.00:39:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:39:56::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:56::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-05-31.00:39:56::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-05-31.00:39:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:39:56::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:56::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-05-31.00:39:56::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-05-31.00:39:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:39:56::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:56::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-05-31.00:39:56::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-05-31.00:39:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:39:56::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-31.00:39:56::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:56::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:56::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:56::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-31.00:39:56::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-31.00:39:56::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:56::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-31.00:39:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-31.00:39:56::SCWMssOS::Commit changes completed.
TRACE::2022-05-31.00:39:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-31.00:39:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-31.00:39:56::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:56::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-05-31.00:39:56::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-05-31.00:39:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:39:56::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:56::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-31.00:39:56::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:56::SCWReader::No isolation master present  
TRACE::2022-05-31.00:39:57::SCWPlatform::Clearing the existing platform
TRACE::2022-05-31.00:39:57::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-31.00:39:57::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:57::SCWSystem::Clearing the domains completed.
TRACE::2022-05-31.00:39:57::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-31.00:39:57::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:57::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:57::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:57::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:57::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:57::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:57::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:57::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:57::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:57::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-31.00:39:58::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2022-05-31.00:39:58::SCWReader::Active system found as  function_gen_platform
TRACE::2022-05-31.00:39:58::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-05-31.00:39:58::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-31.00:39:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-31.00:39:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-31.00:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:39:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-31.00:39:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-31.00:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:39:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-31.00:39:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-31.00:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:39:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-31.00:39:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-31.00:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:39:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-31.00:39:58::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:58::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:58::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:58::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-31.00:39:58::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-31.00:39:58::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:58::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-31.00:39:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-31.00:39:58::SCWMssOS::Commit changes completed.
TRACE::2022-05-31.00:39:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-31.00:39:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-31.00:39:58::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:39:58::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:39:58::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-31.00:39:58::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-31.00:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:39:58::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:58::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-31.00:39:58::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:39:58::SCWReader::No isolation master present  
TRACE::2022-05-31.00:40:05::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:05::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:05::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-31.00:40:05::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:40:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-05-31.00:40:06::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:40:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-31.00:40:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-31.00:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:40:06::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:40:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-31.00:40:06::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-31.00:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:40:06::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:06::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-31.00:40:06::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:06::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-05-31.00:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:40:06::SCWPlatform::update - Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-31.00:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:40:06::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-31.00:40:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-31.00:40:06::SCWMssOS::Commit changes completed.
TRACE::2022-05-31.00:40:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-05-31.00:40:06::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:06::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:40:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-31.00:40:06::SCWPlatform::Opened new HwDB with name nexysA7fpga_2
TRACE::2022-05-31.00:40:06::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-31.00:40:06::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:06::SCWMssOS::Commit changes completed.
TRACE::2022-05-31.00:40:06::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:40:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-05-31.00:40:06::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-05-31.00:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:40:06::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:06::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-31.00:40:06::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:06::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Downloads/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-31.00:40:13::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-05-31.00:40:13::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-31.00:40:13::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-05-31.00:40:13::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-31.00:40:13::SCWSystem::Not a boot domain 
LOG::2022-05-31.00:40:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-31.00:40:13::SCWDomain::Generating domain artifcats
TRACE::2022-05-31.00:40:13::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-31.00:40:13::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-31.00:40:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:40:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:40:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-05-31.00:40:13::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-05-31.00:40:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:40:13::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:13::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-31.00:40:13::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:13::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-05-31.00:40:13::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-31.00:40:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-31.00:40:13::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-05-31.00:40:13::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-31.00:40:13::SCWMssOS::Copying to export directory.
TRACE::2022-05-31.00:40:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-31.00:40:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-31.00:40:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-31.00:40:13::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-05-31.00:40:13::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-05-31.00:40:13::SCWPlatform::Started preparing the platform 
TRACE::2022-05-31.00:40:13::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-05-31.00:40:13::SCWSystem::dir created 
TRACE::2022-05-31.00:40:13::SCWSystem::Writing the bif 
TRACE::2022-05-31.00:40:13::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-31.00:40:13::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-31.00:40:13::SCWPlatform::Completed generating the platform
TRACE::2022-05-31.00:40:13::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-31.00:40:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-31.00:40:13::SCWMssOS::Commit changes completed.
TRACE::2022-05-31.00:40:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:40:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:40:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-05-31.00:40:13::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-05-31.00:40:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:40:13::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:13::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-31.00:40:13::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:13::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Downloads/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-31.00:40:13::SCWPlatform::updated the xpfm file.
TRACE::2022-05-31.00:40:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-05-31.00:40:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-05-31.00:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-31.00:40:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-05-31.00:40:13::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-05-31.00:40:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-31.00:40:13::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-31.00:40:13::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-31.00:40:13::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:18::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:18::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:18::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-02.16:05:21::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-02.16:05:21::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-02.16:05:21::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-02.16:05:21::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-02.16:05:21::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-02.16:05:21::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-02.16:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:21::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-02.16:05:21::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-02.16:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:21::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-02.16:05:21::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-02.16:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:21::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-02.16:05:21::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-02.16:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:21::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-02.16:05:21::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:21::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:21::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:21::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-02.16:05:21::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-02.16:05:21::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:21::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.16:05:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-02.16:05:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.16:05:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-02.16:05:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-02.16:05:21::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-02.16:05:21::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-02.16:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:21::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:21::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:05:21::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:21::SCWReader::No isolation master present  
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-02.16:05:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-02.16:05:42::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-02.16:05:42::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-02.16:05:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:42::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-02.16:05:42::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-02.16:05:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:42::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:42::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:05:42::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:42::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-02.16:05:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:42::SCWPlatform::update - Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.16:05:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:42::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.16:05:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-02.16:05:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.16:05:42::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-02.16:05:42::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:42::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-02.16:05:42::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-06-02.16:05:42::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-02.16:05:42::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.16:05:42::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-02.16:05:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-02.16:05:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:42::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:42::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:05:42::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:42::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-02.16:05:51::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-02.16:05:51::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-02.16:05:51::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-02.16:05:51::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-02.16:05:51::SCWSystem::Not a boot domain 
LOG::2022-06-02.16:05:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-02.16:05:51::SCWDomain::Generating domain artifcats
TRACE::2022-06-02.16:05:51::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-02.16:05:51::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-02.16:05:51::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:51::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-02.16:05:51::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-02.16:05:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:51::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:51::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:05:51::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:51::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-02.16:05:51::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-02.16:05:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-02.16:05:51::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-02.16:05:51::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-02.16:05:51::SCWMssOS::Copying to export directory.
TRACE::2022-06-02.16:05:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-02.16:05:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-02.16:05:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-02.16:05:51::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-02.16:05:51::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-02.16:05:51::SCWPlatform::Started preparing the platform 
TRACE::2022-06-02.16:05:51::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-02.16:05:51::SCWSystem::dir created 
TRACE::2022-06-02.16:05:51::SCWSystem::Writing the bif 
TRACE::2022-06-02.16:05:51::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-02.16:05:51::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-02.16:05:51::SCWPlatform::Completed generating the platform
TRACE::2022-06-02.16:05:51::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.16:05:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-02.16:05:51::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.16:05:51::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:51::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-02.16:05:51::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-02.16:05:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:51::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:51::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:05:51::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:51::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-02.16:05:51::SCWPlatform::updated the xpfm file.
TRACE::2022-06-02.16:05:51::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:05:51::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:05:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:05:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-02.16:05:51::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-02.16:05:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:05:51::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:05:51::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:05:51::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:32::SCWPlatform::Clearing the existing platform
TRACE::2022-06-02.16:23:32::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-02.16:23:32::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:32::SCWSystem::Clearing the domains completed.
TRACE::2022-06-02.16:23:32::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:32::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:32::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:32::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-02.16:23:32::SCWPlatform::Opened new HwDB with name nexysA7fpga_2
TRACE::2022-06-02.16:23:32::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-02.16:23:32::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-02.16:23:32::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-02.16:23:32::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:32::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-02.16:23:32::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-02.16:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:32::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:32::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-02.16:23:32::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-02.16:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:32::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:32::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-02.16:23:32::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-02.16:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:32::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:32::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-02.16:23:32::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-02.16:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:32::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-02.16:23:32::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:32::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:32::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:32::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-02.16:23:32::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-02.16:23:32::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:32::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.16:23:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-02.16:23:32::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.16:23:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-02.16:23:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-02.16:23:32::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:32::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-02.16:23:32::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-02.16:23:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:32::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:32::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:23:32::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:32::SCWReader::No isolation master present  
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-02.16:23:39::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:39::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-02.16:23:39::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:39::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-02.16:23:39::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-02.16:23:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:39::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:39::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-02.16:23:39::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-02.16:23:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:39::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:39::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:23:39::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:39::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-02.16:23:39::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:39::SCWPlatform::update - Opened existing hwdb nexysA7fpga_3
TRACE::2022-06-02.16:23:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:39::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.16:23:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-02.16:23:39::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.16:23:39::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-02.16:23:39::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:39::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:39::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-02.16:23:39::SCWPlatform::Opened new HwDB with name nexysA7fpga_4
TRACE::2022-06-02.16:23:39::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-02.16:23:39::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:39::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.16:23:39::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:39::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-02.16:23:39::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-02.16:23:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:39::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:39::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:23:39::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:39::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-02.16:23:46::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-02.16:23:46::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-02.16:23:46::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-02.16:23:46::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-02.16:23:46::SCWSystem::Not a boot domain 
LOG::2022-06-02.16:23:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-02.16:23:46::SCWDomain::Generating domain artifcats
TRACE::2022-06-02.16:23:46::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-02.16:23:46::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-02.16:23:46::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:46::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-02.16:23:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-02.16:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:46::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:46::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:23:46::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:46::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-02.16:23:46::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-02.16:23:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-02.16:23:46::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-02.16:23:46::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-02.16:23:46::SCWMssOS::Copying to export directory.
TRACE::2022-06-02.16:23:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-02.16:23:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-02.16:23:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-02.16:23:46::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-02.16:23:46::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-02.16:23:46::SCWPlatform::Started preparing the platform 
TRACE::2022-06-02.16:23:46::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-02.16:23:46::SCWSystem::dir created 
TRACE::2022-06-02.16:23:46::SCWSystem::Writing the bif 
TRACE::2022-06-02.16:23:46::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-02.16:23:46::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-02.16:23:46::SCWPlatform::Completed generating the platform
TRACE::2022-06-02.16:23:46::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.16:23:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-02.16:23:46::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.16:23:46::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:46::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-02.16:23:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-02.16:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:46::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:46::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:23:46::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:46::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-02.16:23:46::SCWPlatform::updated the xpfm file.
TRACE::2022-06-02.16:23:46::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-02.16:23:46::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.16:23:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.16:23:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-02.16:23:46::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-02.16:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.16:23:46::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-02.16:23:46::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-02.16:23:46::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:41::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:41::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:41::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.15:35:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.15:35:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-03.15:35:43::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2022-06-03.15:35:43::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-03.15:35:43::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-03.15:35:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-03.15:35:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.15:35:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.15:35:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-03.15:35:43::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-03.15:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.15:35:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.15:35:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.15:35:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-03.15:35:43::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-03.15:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.15:35:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.15:35:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.15:35:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-03.15:35:43::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-03.15:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.15:35:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.15:35:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.15:35:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-03.15:35:43::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-03.15:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.15:35:43::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-03.15:35:43::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:43::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:43::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:43::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-03.15:35:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-03.15:35:43::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:43::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.15:35:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.15:35:43::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.15:35:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-03.15:35:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-03.15:35:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.15:35:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.15:35:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-03.15:35:43::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-03.15:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.15:35:43::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:43::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.15:35:43::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:43::SCWReader::No isolation master present  
LOG::2022-06-03.15:35:43::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-03.15:35:43::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-03.15:35:44::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-03.15:35:44::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-03.15:35:44::SCWSystem::Not a boot domain 
LOG::2022-06-03.15:35:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-03.15:35:44::SCWDomain::Generating domain artifcats
TRACE::2022-06-03.15:35:44::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-03.15:35:44::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-03.15:35:44::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.15:35:44::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.15:35:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-03.15:35:44::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-03.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.15:35:44::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:44::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.15:35:44::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:44::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-03.15:35:44::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-03.15:35:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-03.15:35:44::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-03.15:35:44::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-03.15:35:44::SCWMssOS::Copying to export directory.
TRACE::2022-06-03.15:35:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-03.15:35:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-03.15:35:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-03.15:35:44::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-03.15:35:44::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-03.15:35:44::SCWPlatform::Started preparing the platform 
TRACE::2022-06-03.15:35:44::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-03.15:35:44::SCWSystem::dir created 
TRACE::2022-06-03.15:35:44::SCWSystem::Writing the bif 
TRACE::2022-06-03.15:35:44::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-03.15:35:44::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-03.15:35:44::SCWPlatform::Completed generating the platform
TRACE::2022-06-03.15:35:44::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.15:35:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.15:35:44::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.15:35:44::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.15:35:44::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.15:35:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-03.15:35:44::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-03.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.15:35:44::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:44::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.15:35:44::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:44::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-03.15:35:44::SCWPlatform::updated the xpfm file.
TRACE::2022-06-03.15:35:44::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.15:35:44::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.15:35:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-03.15:35:44::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-03.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.15:35:44::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.15:35:44::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.15:35:44::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:03::SCWPlatform::Clearing the existing platform
TRACE::2022-06-03.16:08:03::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-03.16:08:03::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:03::SCWSystem::Clearing the domains completed.
TRACE::2022-06-03.16:08:03::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-03.16:08:03::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:03::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:03::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:03::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:03::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-03.16:08:04::SCWPlatform::Opened new HwDB with name nexysA7fpga_2
TRACE::2022-06-03.16:08:04::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-03.16:08:04::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-03.16:08:04::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-03.16:08:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-03.16:08:04::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-03.16:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-03.16:08:04::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-03.16:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-03.16:08:04::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-03.16:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-03.16:08:04::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-03.16:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:04::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-03.16:08:04::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:04::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:04::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:04::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-03.16:08:04::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-03.16:08:04::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:04::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.16:08:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.16:08:04::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.16:08:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-03.16:08:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-03.16:08:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-03.16:08:04::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-03.16:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:04::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:04::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.16:08:04::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:04::SCWReader::No isolation master present  
TRACE::2022-06-03.16:08:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:16::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-03.16:08:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-03.16:08:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-03.16:08:17::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-03.16:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-03.16:08:17::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-03.16:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:17::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:17::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.16:08:17::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-03.16:08:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:17::SCWPlatform::update - Opened existing hwdb nexysA7fpga_3
TRACE::2022-06-03.16:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:17::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.16:08:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.16:08:17::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.16:08:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-03.16:08:17::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-03.16:08:17::SCWPlatform::Opened new HwDB with name nexysA7fpga_4
TRACE::2022-06-03.16:08:17::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-03.16:08:17::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:17::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.16:08:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-03.16:08:17::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-03.16:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:17::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:17::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.16:08:17::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:17::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-03.16:08:25::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-03.16:08:25::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-03.16:08:25::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-03.16:08:25::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-03.16:08:25::SCWSystem::Not a boot domain 
LOG::2022-06-03.16:08:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-03.16:08:25::SCWDomain::Generating domain artifcats
TRACE::2022-06-03.16:08:25::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-03.16:08:25::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-03.16:08:25::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:25::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:25::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:25::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:25::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-03.16:08:25::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-03.16:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:25::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:25::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.16:08:25::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:25::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-03.16:08:25::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-03.16:08:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-03.16:08:25::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-03.16:08:25::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-03.16:08:25::SCWMssOS::Copying to export directory.
TRACE::2022-06-03.16:08:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-03.16:08:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-03.16:08:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-03.16:08:26::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-03.16:08:26::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-03.16:08:26::SCWPlatform::Started preparing the platform 
TRACE::2022-06-03.16:08:26::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-03.16:08:26::SCWSystem::dir created 
TRACE::2022-06-03.16:08:26::SCWSystem::Writing the bif 
TRACE::2022-06-03.16:08:26::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-03.16:08:26::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-03.16:08:26::SCWPlatform::Completed generating the platform
TRACE::2022-06-03.16:08:26::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.16:08:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.16:08:26::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.16:08:26::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:26::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:26::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:26::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:26::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-03.16:08:26::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-03.16:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:26::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:26::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.16:08:26::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:26::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-03.16:08:26::SCWPlatform::updated the xpfm file.
TRACE::2022-06-03.16:08:26::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:26::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:26::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:26::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:08:26::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:08:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-03.16:08:26::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-03.16:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:08:26::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:26::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.16:08:26::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:08:55::SCWMssOS::cleaning the bsp 
TRACE::2022-06-03.16:08:55::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2022-06-03.16:08:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-03.16:08:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-03.16:08:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-03.16:08:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-03.16:08:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-03.16:08:55::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s clean 

TRACE::2022-06-03.16:08:56::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-03.16:08:56::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s clean 

TRACE::2022-06-03.16:08:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-03.16:08:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-03.16:08:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-03.16:08:56::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-03.16:08:56::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-03.16:09:04::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-03.16:09:04::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-03.16:09:04::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-03.16:09:04::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-03.16:09:04::SCWSystem::Not a boot domain 
LOG::2022-06-03.16:09:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-03.16:09:04::SCWDomain::Generating domain artifcats
TRACE::2022-06-03.16:09:04::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-03.16:09:04::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-03.16:09:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:09:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:09:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-03.16:09:04::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-03.16:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:09:04::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:09:04::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.16:09:04::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:09:04::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-03.16:09:04::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:09:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-03.16:09:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-03.16:09:04::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-03.16:09:04::SCWMssOS::doing bsp build ... 
TRACE::2022-06-03.16:09:04::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-06-03.16:09:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-03.16:09:04::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-03.16:09:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.16:09:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.16:09:04::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:04::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-03.16:09:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.16:09:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.16:09:04::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:04::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-03.16:09:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.16:09:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.16:09:04::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:04::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-03.16:09:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.16:09:04::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.16:09:04::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:04::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-03.16:09:04::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-03.16:09:04::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-03.16:09:04::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:05::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-03.16:09:05::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-03.16:09:05::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-03.16:09:05::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:05::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-03.16:09:05::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-03.16:09:05::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-03.16:09:05::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:05::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-03.16:09:05::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-03.16:09:05::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-03.16:09:05::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:05::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-03.16:09:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-03.16:09:05::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-03.16:09:05::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:05::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-03.16:09:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-03.16:09:05::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-03.16:09:05::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:05::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-03.16:09:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-03.16:09:05::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-03.16:09:05::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:05::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-03.16:09:05::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.16:09:05::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.16:09:05::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:05::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-03.16:09:05::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.16:09:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.16:09:05::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:05::SCWMssOS::Compiling PmodENC

TRACE::2022-06-03.16:09:05::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-03.16:09:05::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-03.16:09:05::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-03.16:09:05::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:05::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-06-03.16:09:05::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-03.16:09:05::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.16:09:05::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.16:09:05::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:05::SCWMssOS::Compiling nexys4IO...

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-03.16:09:06::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-06-03.16:09:06::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Compiling signal_generator...

TRACE::2022-06-03.16:09:06::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-06-03.16:09:06::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.16:09:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.16:09:06::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.16:09:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.16:09:06::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.16:09:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.16:09:06::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.16:09:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.16:09:06::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-03.16:09:06::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-03.16:09:06::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-03.16:09:06::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-03.16:09:06::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-03.16:09:06::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-03.16:09:06::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-03.16:09:06::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-03.16:09:06::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-03.16:09:06::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-03.16:09:06::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-03.16:09:06::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-03.16:09:06::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-03.16:09:06::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-03.16:09:06::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.16:09:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.16:09:06::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-03.16:09:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-03.16:09:06::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-03.16:09:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-03.16:09:06::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-03.16:09:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-03.16:09:06::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-03.16:09:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-03.16:09:06::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-03.16:09:06::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-03.16:09:06::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-03.16:09:06::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-06-03.16:09:06::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.16:09:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.16:09:06::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:06::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-03.16:09:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-03.16:09:06::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.16:09:07::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-06-03.16:09:08::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-06-03.16:09:08::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-03.16:09:08::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-06-03.16:09:08::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-06-03.16:09:08::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-06-03.16:09:08::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-06-03.16:09:08::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-06-03.16:09:08::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-06-03.16:09:08::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-06-03.16:09:08::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-06-03.16:09:08::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-06-03.16:09:08::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-06-03.16:09:08::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-06-03.16:09:08::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-06-03.16:09:08::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-06-03.16:09:08::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-06-03.16:09:08::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-06-03.16:09:08::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-06-03.16:09:08::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-06-03.16:09:08::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-06-03.16:09:08::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-06-03.16:09:08::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-06-03.16:09:08::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-06-03.16:09:08::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-06-03.16:09:08::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-06-03.16:09:08::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-06-03.16:09:08::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-06-03.16:09:08::SCWMssOS::Finished building libraries

TRACE::2022-06-03.16:09:08::SCWMssOS::Copying to export directory.
TRACE::2022-06-03.16:09:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-03.16:09:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-03.16:09:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-03.16:09:08::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-03.16:09:08::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-03.16:09:08::SCWPlatform::Started preparing the platform 
TRACE::2022-06-03.16:09:08::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-03.16:09:08::SCWSystem::dir created 
TRACE::2022-06-03.16:09:08::SCWSystem::Writing the bif 
TRACE::2022-06-03.16:09:08::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-03.16:09:08::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-03.16:09:08::SCWPlatform::Completed generating the platform
TRACE::2022-06-03.16:09:08::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:09:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.16:09:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.16:09:08::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.16:09:08::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:08::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:08::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:08::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:09:08::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:09:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-03.16:09:08::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-03.16:09:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:09:08::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:09:08::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.16:09:08::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:09:08::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-03.16:09:08::SCWPlatform::updated the xpfm file.
TRACE::2022-06-03.16:09:08::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:08::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:08::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:08::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.16:09:08::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.16:09:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.16:09:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-03.16:09:08::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-03.16:09:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.16:09:08::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.16:09:08::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.16:09:08::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:03::SCWPlatform::Clearing the existing platform
TRACE::2022-06-03.17:24:03::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-03.17:24:03::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:03::SCWSystem::Clearing the domains completed.
TRACE::2022-06-03.17:24:03::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-03.17:24:03::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:03::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:03::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:03::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:03::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:03::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:03::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:03::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:03::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:03::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-03.17:24:04::SCWPlatform::Opened new HwDB with name nexysA7fpga_7
TRACE::2022-06-03.17:24:04::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-03.17:24:04::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-03.17:24:04::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-03.17:24:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-03.17:24:04::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-03.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-03.17:24:04::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-03.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-03.17:24:04::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-03.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-03.17:24:04::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-03.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:04::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-03.17:24:04::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:04::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:04::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:04::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-03.17:24:04::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-03.17:24:04::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:04::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.17:24:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.17:24:04::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.17:24:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-03.17:24:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-03.17:24:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-03.17:24:04::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-03.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:04::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:04::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:24:04::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:04::SCWReader::No isolation master present  
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-03.17:24:08::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-03.17:24:08::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:08::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-03.17:24:08::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-03.17:24:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:08::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:08::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-03.17:24:08::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-03.17:24:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:08::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:08::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:24:08::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:08::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-03.17:24:08::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:08::SCWPlatform::update - Opened existing hwdb nexysA7fpga_8
TRACE::2022-06-03.17:24:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:08::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.17:24:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.17:24:08::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.17:24:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-03.17:24:08::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:08::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:08::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-03.17:24:08::SCWPlatform::Opened new HwDB with name nexysA7fpga_9
TRACE::2022-06-03.17:24:08::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-03.17:24:08::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:08::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.17:24:08::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:08::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-03.17:24:08::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-03.17:24:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:08::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:08::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:24:08::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:08::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-03.17:24:16::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-03.17:24:16::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-03.17:24:16::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-03.17:24:16::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-03.17:24:16::SCWSystem::Not a boot domain 
LOG::2022-06-03.17:24:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-03.17:24:16::SCWDomain::Generating domain artifcats
TRACE::2022-06-03.17:24:16::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-03.17:24:16::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-03.17:24:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-03.17:24:16::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-03.17:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:16::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:16::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:24:16::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:16::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-03.17:24:16::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-03.17:24:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-03.17:24:16::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-03.17:24:16::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-03.17:24:16::SCWMssOS::Copying to export directory.
TRACE::2022-06-03.17:24:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-03.17:24:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-03.17:24:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-03.17:24:16::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-03.17:24:16::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-03.17:24:16::SCWPlatform::Started preparing the platform 
TRACE::2022-06-03.17:24:16::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-03.17:24:16::SCWSystem::dir created 
TRACE::2022-06-03.17:24:16::SCWSystem::Writing the bif 
TRACE::2022-06-03.17:24:16::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-03.17:24:16::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-03.17:24:16::SCWPlatform::Completed generating the platform
TRACE::2022-06-03.17:24:16::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.17:24:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.17:24:16::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.17:24:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-03.17:24:16::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-03.17:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:16::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:16::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:24:16::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:16::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-03.17:24:16::SCWPlatform::updated the xpfm file.
TRACE::2022-06-03.17:24:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:24:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:24:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:24:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-03.17:24:16::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-03.17:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:24:16::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:24:16::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:24:16::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:12::SCWPlatform::Clearing the existing platform
TRACE::2022-06-03.17:58:12::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-03.17:58:12::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:12::SCWSystem::Clearing the domains completed.
TRACE::2022-06-03.17:58:12::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-03.17:58:12::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:12::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:12::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:12::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:12::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:12::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:12::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:12::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:12::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:12::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-03.17:58:13::SCWPlatform::Opened new HwDB with name nexysA7fpga_11
TRACE::2022-06-03.17:58:13::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-03.17:58:13::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-03.17:58:13::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-03.17:58:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-03.17:58:13::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-03.17:58:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-03.17:58:13::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-03.17:58:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-03.17:58:13::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-03.17:58:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-03.17:58:13::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-03.17:58:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:13::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-03.17:58:13::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:13::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:13::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:13::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-03.17:58:13::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-03.17:58:13::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:13::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.17:58:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.17:58:13::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.17:58:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-03.17:58:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-03.17:58:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-03.17:58:13::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-03.17:58:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:13::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:13::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:58:13::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:13::SCWReader::No isolation master present  
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-03.17:58:18::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-03.17:58:18::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:18::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-03.17:58:18::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-03.17:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:18::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:18::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-03.17:58:18::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-03.17:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:18::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:18::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:58:18::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:18::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-03.17:58:18::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:18::SCWPlatform::update - Opened existing hwdb nexysA7fpga_12
TRACE::2022-06-03.17:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:18::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.17:58:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.17:58:18::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.17:58:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-03.17:58:18::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:18::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:18::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-03.17:58:18::SCWPlatform::Opened new HwDB with name nexysA7fpga_13
TRACE::2022-06-03.17:58:18::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-03.17:58:18::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:18::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.17:58:18::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:18::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-03.17:58:18::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-03.17:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:18::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:18::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:58:18::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:18::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Downloads/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-03.17:58:25::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-03.17:58:25::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-03.17:58:25::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-03.17:58:25::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-03.17:58:25::SCWSystem::Not a boot domain 
LOG::2022-06-03.17:58:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-03.17:58:25::SCWDomain::Generating domain artifcats
TRACE::2022-06-03.17:58:25::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-03.17:58:25::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-03.17:58:25::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:25::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-03.17:58:25::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-03.17:58:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:25::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:25::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:58:25::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:25::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-03.17:58:25::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-03.17:58:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-03.17:58:25::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-03.17:58:25::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-03.17:58:25::SCWMssOS::Copying to export directory.
TRACE::2022-06-03.17:58:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-03.17:58:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-03.17:58:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-03.17:58:25::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-03.17:58:25::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-03.17:58:25::SCWPlatform::Started preparing the platform 
TRACE::2022-06-03.17:58:25::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-03.17:58:25::SCWSystem::dir created 
TRACE::2022-06-03.17:58:25::SCWSystem::Writing the bif 
TRACE::2022-06-03.17:58:25::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-03.17:58:25::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-03.17:58:25::SCWPlatform::Completed generating the platform
TRACE::2022-06-03.17:58:25::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.17:58:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.17:58:25::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.17:58:25::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:25::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-03.17:58:25::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-03.17:58:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:25::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:25::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:58:25::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:25::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Downloads/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-03.17:58:25::SCWPlatform::updated the xpfm file.
TRACE::2022-06-03.17:58:25::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.17:58:25::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.17:58:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.17:58:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-03.17:58:25::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-03.17:58:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.17:58:25::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.17:58:25::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.17:58:25::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:41::SCWPlatform::Clearing the existing platform
TRACE::2022-06-03.18:09:41::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-03.18:09:41::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:41::SCWSystem::Clearing the domains completed.
TRACE::2022-06-03.18:09:41::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:09:41::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:41::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:09:41::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-03.18:09:41::SCWPlatform::Opened new HwDB with name nexysA7fpga_15
TRACE::2022-06-03.18:09:41::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-03.18:09:41::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-03.18:09:41::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-03.18:09:41::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:09:41::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:41::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-03.18:09:41::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-03.18:09:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:09:41::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:09:41::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:41::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-03.18:09:41::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-03.18:09:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:09:41::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:09:41::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:41::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-03.18:09:41::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-03.18:09:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:09:41::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:09:41::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:41::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-03.18:09:41::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-03.18:09:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:09:41::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-03.18:09:41::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:41::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:41::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:41::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-03.18:09:41::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-03.18:09:41::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:41::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.18:09:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.18:09:41::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.18:09:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-03.18:09:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-03.18:09:41::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:09:41::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:41::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-03.18:09:41::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-03.18:09:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:09:41::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:41::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:09:41::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:41::SCWReader::No isolation master present  
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-03.18:09:53::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:09:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-03.18:09:53::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:09:53::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-03.18:09:53::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-03.18:09:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:09:53::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:09:53::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-03.18:09:53::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-03.18:09:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:09:53::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:53::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:09:53::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:53::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-03.18:09:53::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:53::SCWPlatform::update - Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-03.18:09:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:09:53::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.18:09:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.18:09:53::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.18:09:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-03.18:09:53::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:53::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:09:53::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-03.18:09:54::SCWPlatform::Opened new HwDB with name nexysA7fpga_17
TRACE::2022-06-03.18:09:54::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-03.18:09:54::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:54::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.18:09:54::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:54::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:54::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:54::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:09:54::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:09:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:09:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_17
TRACE::2022-06-03.18:09:54::SCWPlatform::Opened existing hwdb nexysA7fpga_17
TRACE::2022-06-03.18:09:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:09:54::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:54::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:09:54::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:09:54::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-03.18:10:05::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-03.18:10:05::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-03.18:10:05::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-03.18:10:05::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-03.18:10:05::SCWSystem::Not a boot domain 
LOG::2022-06-03.18:10:05::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-03.18:10:05::SCWDomain::Generating domain artifcats
TRACE::2022-06-03.18:10:05::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-03.18:10:05::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-03.18:10:05::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:10:05::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:10:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_17
TRACE::2022-06-03.18:10:05::SCWPlatform::Opened existing hwdb nexysA7fpga_17
TRACE::2022-06-03.18:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:10:05::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:10:05::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:10:05::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:10:05::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-03.18:10:05::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:10:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-03.18:10:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-03.18:10:05::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-03.18:10:05::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-03.18:10:05::SCWMssOS::Copying to export directory.
TRACE::2022-06-03.18:10:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-03.18:10:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-03.18:10:05::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-03.18:10:05::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-03.18:10:05::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-03.18:10:05::SCWPlatform::Started preparing the platform 
TRACE::2022-06-03.18:10:05::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-03.18:10:05::SCWSystem::dir created 
TRACE::2022-06-03.18:10:05::SCWSystem::Writing the bif 
TRACE::2022-06-03.18:10:05::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-03.18:10:05::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-03.18:10:05::SCWPlatform::Completed generating the platform
TRACE::2022-06-03.18:10:05::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:10:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.18:10:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.18:10:05::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.18:10:05::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:10:05::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:10:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_17
TRACE::2022-06-03.18:10:05::SCWPlatform::Opened existing hwdb nexysA7fpga_17
TRACE::2022-06-03.18:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:10:05::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:10:05::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:10:05::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:10:05::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-03.18:10:05::SCWPlatform::updated the xpfm file.
TRACE::2022-06-03.18:10:05::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:10:05::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:10:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:10:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_17
TRACE::2022-06-03.18:10:05::SCWPlatform::Opened existing hwdb nexysA7fpga_17
TRACE::2022-06-03.18:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:10:05::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:10:05::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:10:05::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:04::SCWPlatform::Clearing the existing platform
TRACE::2022-06-03.18:32:04::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-03.18:32:04::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:04::SCWSystem::Clearing the domains completed.
TRACE::2022-06-03.18:32:04::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:04::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-03.18:32:04::SCWPlatform::Opened new HwDB with name nexysA7fpga_19
TRACE::2022-06-03.18:32:04::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-03.18:32:04::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-03.18:32:04::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-03.18:32:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_19
TRACE::2022-06-03.18:32:04::SCWPlatform::Opened existing hwdb nexysA7fpga_19
TRACE::2022-06-03.18:32:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_19
TRACE::2022-06-03.18:32:04::SCWPlatform::Opened existing hwdb nexysA7fpga_19
TRACE::2022-06-03.18:32:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_19
TRACE::2022-06-03.18:32:04::SCWPlatform::Opened existing hwdb nexysA7fpga_19
TRACE::2022-06-03.18:32:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_19
TRACE::2022-06-03.18:32:04::SCWPlatform::Opened existing hwdb nexysA7fpga_19
TRACE::2022-06-03.18:32:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:04::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-03.18:32:04::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:04::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:04::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:04::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-03.18:32:04::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-03.18:32:04::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:04::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.18:32:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.18:32:04::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.18:32:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-03.18:32:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-03.18:32:04::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_19
TRACE::2022-06-03.18:32:04::SCWPlatform::Opened existing hwdb nexysA7fpga_19
TRACE::2022-06-03.18:32:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:04::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:04::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:32:04::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:04::SCWReader::No isolation master present  
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-03.18:32:09::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:09::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-03.18:32:09::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:09::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:09::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_19
TRACE::2022-06-03.18:32:09::SCWPlatform::Opened existing hwdb nexysA7fpga_19
TRACE::2022-06-03.18:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:09::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:09::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:09::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_19
TRACE::2022-06-03.18:32:09::SCWPlatform::Opened existing hwdb nexysA7fpga_19
TRACE::2022-06-03.18:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:09::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:09::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:32:09::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:09::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-03.18:32:09::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:09::SCWPlatform::update - Opened existing hwdb nexysA7fpga_20
TRACE::2022-06-03.18:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:09::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.18:32:09::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.18:32:09::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.18:32:09::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-03.18:32:09::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:09::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:09::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-03.18:32:09::SCWPlatform::Opened new HwDB with name nexysA7fpga_21
TRACE::2022-06-03.18:32:09::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-03.18:32:09::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:09::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.18:32:09::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:09::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:09::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-06-03.18:32:09::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-06-03.18:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:09::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:09::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:32:09::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:09::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-03.18:32:16::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-03.18:32:16::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-03.18:32:16::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-03.18:32:16::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-03.18:32:16::SCWSystem::Not a boot domain 
LOG::2022-06-03.18:32:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-03.18:32:16::SCWDomain::Generating domain artifcats
TRACE::2022-06-03.18:32:16::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-03.18:32:16::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-03.18:32:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-06-03.18:32:16::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-06-03.18:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:16::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:16::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:32:16::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:16::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-03.18:32:16::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-03.18:32:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-03.18:32:16::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-03.18:32:16::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-03.18:32:16::SCWMssOS::Copying to export directory.
TRACE::2022-06-03.18:32:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-03.18:32:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-03.18:32:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-03.18:32:16::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-03.18:32:16::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-03.18:32:16::SCWPlatform::Started preparing the platform 
TRACE::2022-06-03.18:32:16::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-03.18:32:16::SCWSystem::dir created 
TRACE::2022-06-03.18:32:16::SCWSystem::Writing the bif 
TRACE::2022-06-03.18:32:16::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-03.18:32:16::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-03.18:32:16::SCWPlatform::Completed generating the platform
TRACE::2022-06-03.18:32:16::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.18:32:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.18:32:16::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.18:32:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-06-03.18:32:16::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-06-03.18:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:16::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:16::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:32:16::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:16::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-03.18:32:16::SCWPlatform::updated the xpfm file.
TRACE::2022-06-03.18:32:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:32:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:32:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:32:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-06-03.18:32:16::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-06-03.18:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:32:16::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:32:16::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:32:16::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:34:19::SCWMssOS::cleaning the bsp 
TRACE::2022-06-03.18:34:19::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-03.18:34:19::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-03.18:34:28::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-03.18:34:28::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-03.18:34:28::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-03.18:34:28::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-03.18:34:28::SCWSystem::Not a boot domain 
LOG::2022-06-03.18:34:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-03.18:34:28::SCWDomain::Generating domain artifcats
TRACE::2022-06-03.18:34:28::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-03.18:34:28::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-03.18:34:28::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:28::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:28::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:28::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:34:28::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:34:28::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-06-03.18:34:28::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-06-03.18:34:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:34:28::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:34:28::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:34:28::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:34:28::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-03.18:34:28::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:34:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-03.18:34:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-03.18:34:28::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-03.18:34:28::SCWMssOS::doing bsp build ... 
TRACE::2022-06-03.18:34:28::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-06-03.18:34:28::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-03.18:34:28::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-03.18:34:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.18:34:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.18:34:28::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:28::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-03.18:34:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.18:34:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.18:34:28::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:28::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-03.18:34:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.18:34:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.18:34:28::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:28::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-03.18:34:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.18:34:28::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.18:34:28::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:28::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-03.18:34:28::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-03.18:34:28::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-03.18:34:28::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:28::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-03.18:34:28::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-03.18:34:28::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-03.18:34:28::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:28::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-03.18:34:28::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-03.18:34:28::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-03.18:34:28::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:28::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-03.18:34:28::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-03.18:34:28::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-03.18:34:28::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:29::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-03.18:34:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-03.18:34:29::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-03.18:34:29::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:29::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-03.18:34:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-03.18:34:29::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-03.18:34:29::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:29::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-03.18:34:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-03.18:34:29::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-03.18:34:29::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:29::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-03.18:34:29::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.18:34:29::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.18:34:29::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:29::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-03.18:34:29::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.18:34:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.18:34:29::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:29::SCWMssOS::Compiling PmodENC

TRACE::2022-06-03.18:34:29::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-03.18:34:29::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-03.18:34:29::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-03.18:34:29::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:29::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.18:34:30::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.18:34:30::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Compiling nexys4IO...

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-03.18:34:30::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-06-03.18:34:30::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Compiling signal_generator...

TRACE::2022-06-03.18:34:30::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-06-03.18:34:30::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.18:34:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.18:34:30::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.18:34:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.18:34:30::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-03.18:34:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-03.18:34:30::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.18:34:30::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.18:34:30::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-03.18:34:30::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-03.18:34:30::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-03.18:34:30::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-03.18:34:30::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-03.18:34:30::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-03.18:34:30::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-03.18:34:30::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-03.18:34:30::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-03.18:34:30::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-03.18:34:30::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-03.18:34:30::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-03.18:34:30::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-03.18:34:30::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-03.18:34:30::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.18:34:30::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.18:34:30::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-03.18:34:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-03.18:34:30::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-03.18:34:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-03.18:34:30::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-03.18:34:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-03.18:34:30::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-03.18:34:30::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-03.18:34:30::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-03.18:34:30::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-03.18:34:30::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-03.18:34:30::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-03.18:34:30::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-03.18:34:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-06-03.18:34:30::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:30::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-03.18:34:30::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-03.18:34:30::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-03.18:34:31::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-06-03.18:34:32::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-06-03.18:34:32::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-03.18:34:32::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-06-03.18:34:32::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-06-03.18:34:32::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-06-03.18:34:32::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-06-03.18:34:32::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-06-03.18:34:32::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-06-03.18:34:32::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-06-03.18:34:32::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-06-03.18:34:32::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-06-03.18:34:32::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-06-03.18:34:32::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-06-03.18:34:32::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-06-03.18:34:32::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-06-03.18:34:32::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-06-03.18:34:32::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-06-03.18:34:32::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-06-03.18:34:32::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-06-03.18:34:32::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-06-03.18:34:32::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-06-03.18:34:32::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-06-03.18:34:32::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-06-03.18:34:32::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-06-03.18:34:32::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-06-03.18:34:32::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-06-03.18:34:32::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-06-03.18:34:32::SCWMssOS::Finished building libraries

TRACE::2022-06-03.18:34:32::SCWMssOS::Copying to export directory.
TRACE::2022-06-03.18:34:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-03.18:34:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-03.18:34:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-03.18:34:32::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-03.18:34:32::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-03.18:34:32::SCWPlatform::Started preparing the platform 
TRACE::2022-06-03.18:34:32::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-03.18:34:32::SCWSystem::dir created 
TRACE::2022-06-03.18:34:32::SCWSystem::Writing the bif 
TRACE::2022-06-03.18:34:32::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-03.18:34:32::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-03.18:34:32::SCWPlatform::Completed generating the platform
TRACE::2022-06-03.18:34:32::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:34:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-03.18:34:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-03.18:34:32::SCWMssOS::Commit changes completed.
TRACE::2022-06-03.18:34:32::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:32::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:32::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:32::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:34:32::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:34:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-06-03.18:34:32::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-06-03.18:34:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:34:32::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:34:32::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:34:32::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:34:32::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-03.18:34:32::SCWPlatform::updated the xpfm file.
TRACE::2022-06-03.18:34:32::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:32::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:32::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:32::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-03.18:34:32::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-03.18:34:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-03.18:34:32::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_21
TRACE::2022-06-03.18:34:32::SCWPlatform::Opened existing hwdb nexysA7fpga_21
TRACE::2022-06-03.18:34:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-03.18:34:32::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-03.18:34:32::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-03.18:34:32::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:16::SCWPlatform::Clearing the existing platform
TRACE::2022-06-04.15:45:16::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-04.15:45:16::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:16::SCWSystem::Clearing the domains completed.
TRACE::2022-06-04.15:45:16::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:16::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.15:45:16::SCWPlatform::Opened new HwDB with name nexysA7fpga_24
TRACE::2022-06-04.15:45:16::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-04.15:45:16::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-04.15:45:16::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-04.15:45:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_24
TRACE::2022-06-04.15:45:16::SCWPlatform::Opened existing hwdb nexysA7fpga_24
TRACE::2022-06-04.15:45:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_24
TRACE::2022-06-04.15:45:16::SCWPlatform::Opened existing hwdb nexysA7fpga_24
TRACE::2022-06-04.15:45:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_24
TRACE::2022-06-04.15:45:16::SCWPlatform::Opened existing hwdb nexysA7fpga_24
TRACE::2022-06-04.15:45:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_24
TRACE::2022-06-04.15:45:16::SCWPlatform::Opened existing hwdb nexysA7fpga_24
TRACE::2022-06-04.15:45:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:16::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-04.15:45:16::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:16::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:16::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:16::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.15:45:16::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-04.15:45:16::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:16::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.15:45:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.15:45:16::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.15:45:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-04.15:45:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-04.15:45:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_24
TRACE::2022-06-04.15:45:16::SCWPlatform::Opened existing hwdb nexysA7fpga_24
TRACE::2022-06-04.15:45:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:16::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:16::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.15:45:16::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:16::SCWReader::No isolation master present  
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-04.15:45:22::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-04.15:45:22::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:22::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_24
TRACE::2022-06-04.15:45:22::SCWPlatform::Opened existing hwdb nexysA7fpga_24
TRACE::2022-06-04.15:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:22::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:22::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_24
TRACE::2022-06-04.15:45:22::SCWPlatform::Opened existing hwdb nexysA7fpga_24
TRACE::2022-06-04.15:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:22::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:22::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.15:45:22::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:22::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-04.15:45:22::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:22::SCWPlatform::update - Opened existing hwdb nexysA7fpga_25
TRACE::2022-06-04.15:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:22::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.15:45:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.15:45:22::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.15:45:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-04.15:45:22::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:22::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:22::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.15:45:22::SCWPlatform::Opened new HwDB with name nexysA7fpga_26
TRACE::2022-06-04.15:45:22::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.15:45:22::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:22::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.15:45:22::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:22::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_26
TRACE::2022-06-04.15:45:22::SCWPlatform::Opened existing hwdb nexysA7fpga_26
TRACE::2022-06-04.15:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:22::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:22::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.15:45:22::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:22::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-04.15:45:33::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-04.15:45:33::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.15:45:33::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-04.15:45:33::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.15:45:33::SCWSystem::Not a boot domain 
LOG::2022-06-04.15:45:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.15:45:33::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.15:45:33::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.15:45:33::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.15:45:33::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:33::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_26
TRACE::2022-06-04.15:45:33::SCWPlatform::Opened existing hwdb nexysA7fpga_26
TRACE::2022-06-04.15:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:33::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:33::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.15:45:33::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:33::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.15:45:33::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.15:45:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.15:45:33::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-04.15:45:33::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-04.15:45:33::SCWMssOS::Copying to export directory.
TRACE::2022-06-04.15:45:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-04.15:45:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-04.15:45:33::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-04.15:45:33::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-04.15:45:33::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-04.15:45:33::SCWPlatform::Started preparing the platform 
TRACE::2022-06-04.15:45:33::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-04.15:45:33::SCWSystem::dir created 
TRACE::2022-06-04.15:45:33::SCWSystem::Writing the bif 
TRACE::2022-06-04.15:45:33::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-04.15:45:33::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-04.15:45:33::SCWPlatform::Completed generating the platform
TRACE::2022-06-04.15:45:33::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.15:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.15:45:33::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.15:45:33::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:33::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_26
TRACE::2022-06-04.15:45:33::SCWPlatform::Opened existing hwdb nexysA7fpga_26
TRACE::2022-06-04.15:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:33::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:33::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.15:45:33::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:33::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-04.15:45:33::SCWPlatform::updated the xpfm file.
TRACE::2022-06-04.15:45:33::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.15:45:33::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.15:45:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.15:45:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_26
TRACE::2022-06-04.15:45:33::SCWPlatform::Opened existing hwdb nexysA7fpga_26
TRACE::2022-06-04.15:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.15:45:33::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.15:45:33::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.15:45:33::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:43::SCWPlatform::Clearing the existing platform
TRACE::2022-06-04.16:08:43::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-04.16:08:43::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:43::SCWSystem::Clearing the domains completed.
TRACE::2022-06-04.16:08:43::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:43::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.16:08:43::SCWPlatform::Opened new HwDB with name nexysA7fpga_28
TRACE::2022-06-04.16:08:43::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-04.16:08:43::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-04.16:08:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-04.16:08:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-04.16:08:43::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-04.16:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-04.16:08:43::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-04.16:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-04.16:08:43::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-04.16:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-04.16:08:43::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-04.16:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:43::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-04.16:08:43::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:43::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:43::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:43::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.16:08:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-04.16:08:43::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:43::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.16:08:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.16:08:43::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.16:08:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-04.16:08:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-04.16:08:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-04.16:08:43::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-04.16:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:43::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:43::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.16:08:43::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:43::SCWReader::No isolation master present  
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-04.16:08:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-04.16:08:48::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-04.16:08:48::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-04.16:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:48::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-04.16:08:48::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-04.16:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:48::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:48::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.16:08:48::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:48::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-04.16:08:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:48::SCWPlatform::update - Opened existing hwdb nexysA7fpga_29
TRACE::2022-06-04.16:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:48::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.16:08:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.16:08:48::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.16:08:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-04.16:08:48::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:48::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.16:08:48::SCWPlatform::Opened new HwDB with name nexysA7fpga_30
TRACE::2022-06-04.16:08:48::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.16:08:48::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:48::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.16:08:48::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_30
TRACE::2022-06-04.16:08:48::SCWPlatform::Opened existing hwdb nexysA7fpga_30
TRACE::2022-06-04.16:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:48::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:48::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.16:08:48::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:48::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-04.16:08:55::SCWPlatform::Clearing the existing platform
TRACE::2022-06-04.16:08:55::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-04.16:08:55::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:55::SCWSystem::Clearing the domains completed.
TRACE::2022-06-04.16:08:55::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:55::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.16:08:55::SCWPlatform::Opened new HwDB with name nexysA7fpga_31
TRACE::2022-06-04.16:08:55::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-04.16:08:55::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-04.16:08:55::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-04.16:08:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_31
TRACE::2022-06-04.16:08:55::SCWPlatform::Opened existing hwdb nexysA7fpga_31
TRACE::2022-06-04.16:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_31
TRACE::2022-06-04.16:08:55::SCWPlatform::Opened existing hwdb nexysA7fpga_31
TRACE::2022-06-04.16:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_31
TRACE::2022-06-04.16:08:55::SCWPlatform::Opened existing hwdb nexysA7fpga_31
TRACE::2022-06-04.16:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_31
TRACE::2022-06-04.16:08:55::SCWPlatform::Opened existing hwdb nexysA7fpga_31
TRACE::2022-06-04.16:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:55::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-04.16:08:55::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:55::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:55::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:55::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.16:08:55::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-04.16:08:55::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:55::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.16:08:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.16:08:55::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.16:08:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-04.16:08:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-04.16:08:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:08:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:08:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:08:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_31
TRACE::2022-06-04.16:08:55::SCWPlatform::Opened existing hwdb nexysA7fpga_31
TRACE::2022-06-04.16:08:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:08:55::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:55::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.16:08:55::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:08:55::SCWReader::No isolation master present  
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-04.16:09:02::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:09:02::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-04.16:09:02::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:09:02::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:09:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_31
TRACE::2022-06-04.16:09:02::SCWPlatform::Opened existing hwdb nexysA7fpga_31
TRACE::2022-06-04.16:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:09:02::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:09:02::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:09:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_31
TRACE::2022-06-04.16:09:02::SCWPlatform::Opened existing hwdb nexysA7fpga_31
TRACE::2022-06-04.16:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:09:02::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:02::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.16:09:02::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:02::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-04.16:09:02::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:09:02::SCWPlatform::update - Opened existing hwdb nexysA7fpga_32
TRACE::2022-06-04.16:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:09:02::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.16:09:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.16:09:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.16:09:02::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-04.16:09:02::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:02::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:09:02::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:09:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.16:09:02::SCWPlatform::Opened new HwDB with name nexysA7fpga_33
TRACE::2022-06-04.16:09:02::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.16:09:02::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.16:09:02::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:09:02::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:09:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_33
TRACE::2022-06-04.16:09:02::SCWPlatform::Opened existing hwdb nexysA7fpga_33
TRACE::2022-06-04.16:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:09:02::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:02::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.16:09:02::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:02::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-04.16:09:17::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-04.16:09:17::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.16:09:17::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-04.16:09:17::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.16:09:17::SCWSystem::Not a boot domain 
LOG::2022-06-04.16:09:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.16:09:17::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.16:09:17::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.16:09:17::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.16:09:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:09:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:09:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_33
TRACE::2022-06-04.16:09:17::SCWPlatform::Opened existing hwdb nexysA7fpga_33
TRACE::2022-06-04.16:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:09:17::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:17::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.16:09:17::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:17::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.16:09:17::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-04.16:09:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-04.16:09:17::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-04.16:09:17::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-04.16:09:17::SCWMssOS::Copying to export directory.
TRACE::2022-06-04.16:09:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-04.16:09:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-04.16:09:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-04.16:09:17::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-04.16:09:17::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-04.16:09:17::SCWPlatform::Started preparing the platform 
TRACE::2022-06-04.16:09:17::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-04.16:09:17::SCWSystem::dir created 
TRACE::2022-06-04.16:09:17::SCWSystem::Writing the bif 
TRACE::2022-06-04.16:09:17::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-04.16:09:17::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-04.16:09:17::SCWPlatform::Completed generating the platform
TRACE::2022-06-04.16:09:17::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.16:09:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.16:09:17::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.16:09:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:09:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:09:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_33
TRACE::2022-06-04.16:09:17::SCWPlatform::Opened existing hwdb nexysA7fpga_33
TRACE::2022-06-04.16:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:09:17::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:17::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.16:09:17::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:17::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-04.16:09:17::SCWPlatform::updated the xpfm file.
TRACE::2022-06-04.16:09:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.16:09:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.16:09:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.16:09:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_33
TRACE::2022-06-04.16:09:17::SCWPlatform::Opened existing hwdb nexysA7fpga_33
TRACE::2022-06-04.16:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.16:09:17::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.16:09:17::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.16:09:17::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:07:59::SCWPlatform::Clearing the existing platform
TRACE::2022-06-04.18:07:59::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-04.18:07:59::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:07:59::SCWSystem::Clearing the domains completed.
TRACE::2022-06-04.18:07:59::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:07:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:07:59::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:07:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:07:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.18:07:59::SCWPlatform::Opened new HwDB with name nexysA7fpga_35
TRACE::2022-06-04.18:07:59::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-04.18:07:59::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-04.18:07:59::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-04.18:07:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:07:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:07:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_35
TRACE::2022-06-04.18:07:59::SCWPlatform::Opened existing hwdb nexysA7fpga_35
TRACE::2022-06-04.18:07:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:07:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:07:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:07:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_35
TRACE::2022-06-04.18:07:59::SCWPlatform::Opened existing hwdb nexysA7fpga_35
TRACE::2022-06-04.18:07:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:07:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:07:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:07:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_35
TRACE::2022-06-04.18:07:59::SCWPlatform::Opened existing hwdb nexysA7fpga_35
TRACE::2022-06-04.18:07:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:07:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:07:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:07:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_35
TRACE::2022-06-04.18:07:59::SCWPlatform::Opened existing hwdb nexysA7fpga_35
TRACE::2022-06-04.18:07:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:07:59::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:07:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-04.18:07:59::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:07:59::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:07:59::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:07:59::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.18:07:59::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-04.18:07:59::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:07:59::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:07:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.18:07:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.18:07:59::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.18:07:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-04.18:07:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-04.18:07:59::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:07:59::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:07:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:07:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_35
TRACE::2022-06-04.18:07:59::SCWPlatform::Opened existing hwdb nexysA7fpga_35
TRACE::2022-06-04.18:07:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:07:59::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:07:59::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:07:59::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:07:59::SCWReader::No isolation master present  
TRACE::2022-06-04.18:08:04::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:04::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:04::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-04.18:08:04::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:08:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:08:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-04.18:08:05::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:08:05::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:08:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_35
TRACE::2022-06-04.18:08:05::SCWPlatform::Opened existing hwdb nexysA7fpga_35
TRACE::2022-06-04.18:08:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:08:05::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:08:05::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:08:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_35
TRACE::2022-06-04.18:08:05::SCWPlatform::Opened existing hwdb nexysA7fpga_35
TRACE::2022-06-04.18:08:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:08:05::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:05::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:08:05::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:05::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-04.18:08:05::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:08:05::SCWPlatform::update - Opened existing hwdb nexysA7fpga_36
TRACE::2022-06-04.18:08:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:08:05::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.18:08:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.18:08:05::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.18:08:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-04.18:08:05::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:05::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:08:05::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:08:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.18:08:05::SCWPlatform::Opened new HwDB with name nexysA7fpga_37
TRACE::2022-06-04.18:08:05::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.18:08:05::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:05::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.18:08:05::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:08:05::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:08:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_37
TRACE::2022-06-04.18:08:05::SCWPlatform::Opened existing hwdb nexysA7fpga_37
TRACE::2022-06-04.18:08:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:08:05::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:05::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:08:05::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:05::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-04.18:08:46::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-04.18:08:46::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.18:08:46::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-04.18:08:46::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.18:08:46::SCWSystem::Not a boot domain 
LOG::2022-06-04.18:08:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.18:08:46::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.18:08:46::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.18:08:46::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.18:08:46::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:46::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:46::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:46::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:08:46::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_37
TRACE::2022-06-04.18:08:46::SCWPlatform::Opened existing hwdb nexysA7fpga_37
TRACE::2022-06-04.18:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:08:46::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:46::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:08:46::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:46::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.18:08:46::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:46::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-04.18:08:47::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.18:08:47::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-06-04.18:08:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:08:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:08:47::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:08:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:08:47::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/dynclk_v1_1/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/dynclk_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.18:08:47::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-04.18:08:47::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:08:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:08:47::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:08:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:08:47::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-04.18:08:47::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-04.18:08:47::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.18:08:47::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-04.18:08:47::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-04.18:08:47::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-04.18:08:47::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-04.18:08:47::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-04.18:08:47::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-04.18:08:47::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-04.18:08:47::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.18:08:47::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-04.18:08:47::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-04.18:08:47::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-04.18:08:47::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:08:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:08:47::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-04.18:08:47::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:08:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:08:47::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:47::SCWMssOS::Compiling PmodENC

TRACE::2022-06-04.18:08:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-04.18:08:48::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-04.18:08:48::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-04.18:08:48::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:48::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-06-04.18:08:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/dynclk_v1_1/src

TRACE::2022-06-04.18:08:48::SCWMssOS::make -C microblaze_0/libsrc/dynclk_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.18:08:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-06-04.18:08:48::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:48::SCWMssOS::Compiling ddynclk

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:08:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:08:49::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Compiling nexys4IO...

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-04.18:08:49::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-06-04.18:08:49::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Compiling signal_generator...

TRACE::2022-06-04.18:08:49::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-06-04.18:08:49::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:08:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:08:49::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:08:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:08:49::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/dynclk_v1_1/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/dynclk_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.18:08:49::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-04.18:08:49::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:08:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:08:49::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:08:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:08:49::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-04.18:08:49::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-04.18:08:49::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.18:08:49::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-04.18:08:49::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-04.18:08:49::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-04.18:08:49::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-04.18:08:49::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-04.18:08:49::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.18:08:49::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-04.18:08:49::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-04.18:08:49::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-04.18:08:49::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-04.18:08:49::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-04.18:08:49::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:08:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:08:49::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.18:08:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-04.18:08:49::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.18:08:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-04.18:08:49::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.18:08:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-04.18:08:49::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.18:08:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-04.18:08:49::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.18:08:49::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-04.18:08:49::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.18:08:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-06-04.18:08:49::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.18:08:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-04.18:08:49::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-04.18:08:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:08:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:08:49::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:08:50::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-06-04.18:08:51::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-06-04.18:08:51::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-04.18:08:51::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-06-04.18:08:51::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-06-04.18:08:51::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-06-04.18:08:51::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-06-04.18:08:51::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-06-04.18:08:51::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-06-04.18:08:51::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-06-04.18:08:51::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-06-04.18:08:51::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-06-04.18:08:51::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-06-04.18:08:51::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-06-04.18:08:51::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-06-04.18:08:51::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-06-04.18:08:51::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-06-04.18:08:51::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-06-04.18:08:51::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-06-04.18:08:51::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-06-04.18:08:51::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-06-04.18:08:51::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-06-04.18:08:51::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-06-04.18:08:51::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-06-04.18:08:51::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-06-04.18:08:51::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-06-04.18:08:51::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-06-04.18:08:51::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-06-04.18:08:51::SCWMssOS::Finished building libraries

TRACE::2022-06-04.18:08:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-04.18:08:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-04.18:08:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-04.18:08:51::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-04.18:08:51::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-04.18:08:51::SCWPlatform::Started preparing the platform 
TRACE::2022-06-04.18:08:51::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-04.18:08:51::SCWSystem::dir created 
TRACE::2022-06-04.18:08:51::SCWSystem::Writing the bif 
TRACE::2022-06-04.18:08:51::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-04.18:08:51::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-04.18:08:51::SCWPlatform::Completed generating the platform
TRACE::2022-06-04.18:08:51::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.18:08:51::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-04.18:08:51::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-04.18:08:51::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-04.18:08:51::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-04.18:08:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.18:08:51::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:51::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.18:08:51::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:51::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:51::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:51::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:08:51::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:08:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_37
TRACE::2022-06-04.18:08:51::SCWPlatform::Opened existing hwdb nexysA7fpga_37
TRACE::2022-06-04.18:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:08:51::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:51::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:08:51::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:51::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"79ccdf341f51a65c5e27e8067abd5141",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-04.18:08:51::SCWPlatform::updated the xpfm file.
TRACE::2022-06-04.18:08:51::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:51::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:51::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:51::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:08:51::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:08:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:08:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_37
TRACE::2022-06-04.18:08:51::SCWPlatform::Opened existing hwdb nexysA7fpga_37
TRACE::2022-06-04.18:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:08:51::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:08:51::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:08:51::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:45:55::SCWPlatform::Clearing the existing platform
TRACE::2022-06-04.18:45:55::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-04.18:45:55::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:45:55::SCWSystem::Clearing the domains completed.
TRACE::2022-06-04.18:45:55::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:45:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:45:55::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:45:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:45:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.18:45:55::SCWPlatform::Opened new HwDB with name nexysA7fpga_39
TRACE::2022-06-04.18:45:55::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-04.18:45:55::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-04.18:45:55::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-04.18:45:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:45:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:45:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_39
TRACE::2022-06-04.18:45:55::SCWPlatform::Opened existing hwdb nexysA7fpga_39
TRACE::2022-06-04.18:45:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:45:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:45:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:45:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_39
TRACE::2022-06-04.18:45:55::SCWPlatform::Opened existing hwdb nexysA7fpga_39
TRACE::2022-06-04.18:45:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:45:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:45:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:45:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_39
TRACE::2022-06-04.18:45:55::SCWPlatform::Opened existing hwdb nexysA7fpga_39
TRACE::2022-06-04.18:45:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:45:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:45:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:45:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_39
TRACE::2022-06-04.18:45:55::SCWPlatform::Opened existing hwdb nexysA7fpga_39
TRACE::2022-06-04.18:45:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:45:55::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:45:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-04.18:45:55::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:45:55::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:45:55::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:45:55::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.18:45:55::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-04.18:45:55::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:45:55::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:45:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.18:45:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.18:45:55::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.18:45:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-04.18:45:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-04.18:45:55::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:45:55::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:45:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:45:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_39
TRACE::2022-06-04.18:45:55::SCWPlatform::Opened existing hwdb nexysA7fpga_39
TRACE::2022-06-04.18:45:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:45:55::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:45:55::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:45:55::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:45:55::SCWReader::No isolation master present  
TRACE::2022-06-04.18:46:00::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:00::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:00::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-04.18:46:00::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:46:01::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-04.18:46:01::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:46:01::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:46:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_39
TRACE::2022-06-04.18:46:01::SCWPlatform::Opened existing hwdb nexysA7fpga_39
TRACE::2022-06-04.18:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:46:01::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:46:01::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:46:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_39
TRACE::2022-06-04.18:46:01::SCWPlatform::Opened existing hwdb nexysA7fpga_39
TRACE::2022-06-04.18:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:46:01::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:01::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:46:01::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:01::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-04.18:46:01::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:46:01::SCWPlatform::update - Opened existing hwdb nexysA7fpga_40
TRACE::2022-06-04.18:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:46:01::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.18:46:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.18:46:01::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.18:46:01::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-04.18:46:01::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:01::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:46:01::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:46:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.18:46:01::SCWPlatform::Opened new HwDB with name nexysA7fpga_41
TRACE::2022-06-04.18:46:01::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.18:46:01::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:01::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.18:46:01::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:46:01::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:46:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_41
TRACE::2022-06-04.18:46:01::SCWPlatform::Opened existing hwdb nexysA7fpga_41
TRACE::2022-06-04.18:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:46:01::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:01::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:46:01::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:01::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"79ccdf341f51a65c5e27e8067abd5141",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-04.18:46:15::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-04.18:46:15::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.18:46:15::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-04.18:46:15::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-04.18:46:15::SCWSystem::Not a boot domain 
LOG::2022-06-04.18:46:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-04.18:46:15::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.18:46:15::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.18:46:15::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.18:46:15::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:15::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:15::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:15::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:46:15::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:46:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_41
TRACE::2022-06-04.18:46:15::SCWPlatform::Opened existing hwdb nexysA7fpga_41
TRACE::2022-06-04.18:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:46:15::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:15::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:46:15::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:15::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-04.18:46:15::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:16::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-04.18:46:16::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.18:46:16::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-06-04.18:46:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:46:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:46:16::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:46:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:46:16::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:46:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:46:16::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:46:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:46:16::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-04.18:46:16::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-04.18:46:16::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.18:46:16::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-04.18:46:16::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-04.18:46:16::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-04.18:46:16::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-04.18:46:16::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-04.18:46:16::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-04.18:46:16::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-04.18:46:16::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.18:46:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-04.18:46:16::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-04.18:46:16::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-04.18:46:16::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:46:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:46:16::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-04.18:46:16::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:46:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:46:16::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:16::SCWMssOS::Compiling PmodENC

TRACE::2022-06-04.18:46:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-04.18:46:17::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-04.18:46:17::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-04.18:46:17::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:17::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-06-04.18:46:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-04.18:46:17::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:46:17::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:46:17::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:17::SCWMssOS::Compiling nexys4IO...

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-04.18:46:18::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-06-04.18:46:18::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Compiling signal_generator...

TRACE::2022-06-04.18:46:18::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-06-04.18:46:18::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:46:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:46:18::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:46:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:46:18::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.18:46:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-04.18:46:18::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:46:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:46:18::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-04.18:46:18::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-04.18:46:18::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.18:46:18::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-04.18:46:18::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-04.18:46:18::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-04.18:46:18::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-04.18:46:18::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-04.18:46:18::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-04.18:46:18::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-04.18:46:18::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-04.18:46:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-04.18:46:18::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-04.18:46:18::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-04.18:46:18::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:46:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:46:18::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.18:46:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-04.18:46:18::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.18:46:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-04.18:46:18::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.18:46:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-04.18:46:18::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.18:46:18::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-04.18:46:18::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.18:46:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-04.18:46:18::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-04.18:46:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-04.18:46:18::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-04.18:46:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-06-04.18:46:18::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:18::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.18:46:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-04.18:46:18::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-04.18:46:19::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-06-04.18:46:19::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-06-04.18:46:19::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-04.18:46:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-06-04.18:46:19::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-06-04.18:46:19::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-06-04.18:46:19::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-06-04.18:46:19::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-06-04.18:46:19::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-06-04.18:46:19::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-06-04.18:46:19::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-06-04.18:46:19::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-06-04.18:46:19::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-06-04.18:46:19::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-06-04.18:46:19::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-06-04.18:46:19::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-06-04.18:46:19::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-06-04.18:46:19::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-06-04.18:46:19::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-06-04.18:46:19::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-06-04.18:46:19::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-06-04.18:46:19::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-06-04.18:46:19::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-06-04.18:46:19::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-06-04.18:46:19::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-06-04.18:46:19::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-06-04.18:46:19::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-06-04.18:46:19::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-06-04.18:46:19::SCWMssOS::Finished building libraries

TRACE::2022-06-04.18:46:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-04.18:46:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-04.18:46:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-04.18:46:19::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-04.18:46:19::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-04.18:46:19::SCWPlatform::Started preparing the platform 
TRACE::2022-06-04.18:46:19::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-04.18:46:19::SCWSystem::dir created 
TRACE::2022-06-04.18:46:19::SCWSystem::Writing the bif 
TRACE::2022-06-04.18:46:19::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-04.18:46:19::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-04.18:46:19::SCWPlatform::Completed generating the platform
TRACE::2022-06-04.18:46:19::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.18:46:19::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-04.18:46:19::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-04.18:46:19::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-04.18:46:19::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-04.18:46:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-04.18:46:19::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:19::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.18:46:19::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:19::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:19::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:19::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:46:19::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:46:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_41
TRACE::2022-06-04.18:46:19::SCWPlatform::Opened existing hwdb nexysA7fpga_41
TRACE::2022-06-04.18:46:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:46:19::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:19::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:46:19::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:19::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-04.18:46:19::SCWPlatform::updated the xpfm file.
TRACE::2022-06-04.18:46:19::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:19::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:19::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:19::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-04.18:46:19::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.18:46:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.18:46:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_41
TRACE::2022-06-04.18:46:19::SCWPlatform::Opened existing hwdb nexysA7fpga_41
TRACE::2022-06-04.18:46:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.18:46:19::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-04.18:46:19::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-04.18:46:19::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:40::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.15:01:43::SCWPlatform::Opened new HwDB with name nexysA7fpga_38
TRACE::2022-06-05.15:01:43::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-05.15:01:43::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-05.15:01:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-05.15:01:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_38
TRACE::2022-06-05.15:01:43::SCWPlatform::Opened existing hwdb nexysA7fpga_38
TRACE::2022-06-05.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_38
TRACE::2022-06-05.15:01:43::SCWPlatform::Opened existing hwdb nexysA7fpga_38
TRACE::2022-06-05.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_38
TRACE::2022-06-05.15:01:43::SCWPlatform::Opened existing hwdb nexysA7fpga_38
TRACE::2022-06-05.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_38
TRACE::2022-06-05.15:01:43::SCWPlatform::Opened existing hwdb nexysA7fpga_38
TRACE::2022-06-05.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:43::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-05.15:01:43::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:43::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:43::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:43::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.15:01:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-05.15:01:43::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:43::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.15:01:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.15:01:43::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:01:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-05.15:01:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-05.15:01:43::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:43::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:43::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_38
TRACE::2022-06-05.15:01:43::SCWPlatform::Opened existing hwdb nexysA7fpga_38
TRACE::2022-06-05.15:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:43::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:43::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:01:43::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:43::SCWReader::No isolation master present  
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-05.15:01:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-05.15:01:48::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_38
TRACE::2022-06-05.15:01:48::SCWPlatform::Opened existing hwdb nexysA7fpga_38
TRACE::2022-06-05.15:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:48::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_38
TRACE::2022-06-05.15:01:48::SCWPlatform::Opened existing hwdb nexysA7fpga_38
TRACE::2022-06-05.15:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:48::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:48::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:01:48::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:48::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-05.15:01:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:48::SCWPlatform::update - Opened existing hwdb nexysA7fpga_39
TRACE::2022-06-05.15:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:48::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.15:01:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.15:01:48::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:01:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-05.15:01:48::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:48::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.15:01:48::SCWPlatform::Opened new HwDB with name nexysA7fpga_40
TRACE::2022-06-05.15:01:48::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.15:01:48::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:48::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:01:48::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:48::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_40
TRACE::2022-06-05.15:01:48::SCWPlatform::Opened existing hwdb nexysA7fpga_40
TRACE::2022-06-05.15:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:48::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:48::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:01:48::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:48::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-05.15:01:54::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-05.15:01:54::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-05.15:01:54::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-05.15:01:54::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-05.15:01:54::SCWSystem::Not a boot domain 
LOG::2022-06-05.15:01:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-05.15:01:54::SCWDomain::Generating domain artifcats
TRACE::2022-06-05.15:01:54::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-05.15:01:54::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-05.15:01:54::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:54::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_40
TRACE::2022-06-05.15:01:54::SCWPlatform::Opened existing hwdb nexysA7fpga_40
TRACE::2022-06-05.15:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:54::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:54::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:01:54::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:54::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-05.15:01:54::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-05.15:01:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-05.15:01:54::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-05.15:01:54::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-05.15:01:54::SCWMssOS::Copying to export directory.
TRACE::2022-06-05.15:01:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-05.15:01:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-05.15:01:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-05.15:01:54::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-05.15:01:54::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-05.15:01:54::SCWPlatform::Started preparing the platform 
TRACE::2022-06-05.15:01:54::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-05.15:01:54::SCWSystem::dir created 
TRACE::2022-06-05.15:01:54::SCWSystem::Writing the bif 
TRACE::2022-06-05.15:01:54::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-05.15:01:54::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-05.15:01:54::SCWPlatform::Completed generating the platform
TRACE::2022-06-05.15:01:54::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.15:01:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.15:01:54::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:01:54::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:54::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_40
TRACE::2022-06-05.15:01:54::SCWPlatform::Opened existing hwdb nexysA7fpga_40
TRACE::2022-06-05.15:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:54::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:54::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:01:54::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:54::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-05.15:01:54::SCWPlatform::updated the xpfm file.
TRACE::2022-06-05.15:01:54::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:01:54::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:01:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_40
TRACE::2022-06-05.15:01:54::SCWPlatform::Opened existing hwdb nexysA7fpga_40
TRACE::2022-06-05.15:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:01:54::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:01:54::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:01:54::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:30::SCWPlatform::Clearing the existing platform
TRACE::2022-06-05.15:28:30::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-05.15:28:30::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:30::SCWSystem::Clearing the domains completed.
TRACE::2022-06-05.15:28:30::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:30::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.15:28:30::SCWPlatform::Opened new HwDB with name nexysA7fpga_42
TRACE::2022-06-05.15:28:30::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-05.15:28:30::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-05.15:28:30::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-05.15:28:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_42
TRACE::2022-06-05.15:28:30::SCWPlatform::Opened existing hwdb nexysA7fpga_42
TRACE::2022-06-05.15:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_42
TRACE::2022-06-05.15:28:30::SCWPlatform::Opened existing hwdb nexysA7fpga_42
TRACE::2022-06-05.15:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_42
TRACE::2022-06-05.15:28:30::SCWPlatform::Opened existing hwdb nexysA7fpga_42
TRACE::2022-06-05.15:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_42
TRACE::2022-06-05.15:28:30::SCWPlatform::Opened existing hwdb nexysA7fpga_42
TRACE::2022-06-05.15:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:30::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-05.15:28:30::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:30::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:30::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:30::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.15:28:30::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-05.15:28:30::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:30::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.15:28:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.15:28:30::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:28:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-05.15:28:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-05.15:28:30::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:30::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_42
TRACE::2022-06-05.15:28:30::SCWPlatform::Opened existing hwdb nexysA7fpga_42
TRACE::2022-06-05.15:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:30::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:30::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:28:30::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:30::SCWReader::No isolation master present  
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-05.15:28:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-05.15:28:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:36::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_42
TRACE::2022-06-05.15:28:36::SCWPlatform::Opened existing hwdb nexysA7fpga_42
TRACE::2022-06-05.15:28:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:36::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_42
TRACE::2022-06-05.15:28:36::SCWPlatform::Opened existing hwdb nexysA7fpga_42
TRACE::2022-06-05.15:28:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:36::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:36::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:28:36::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-05.15:28:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:36::SCWPlatform::update - Opened existing hwdb nexysA7fpga_43
TRACE::2022-06-05.15:28:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:36::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.15:28:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.15:28:36::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:28:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-05.15:28:36::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.15:28:37::SCWPlatform::Opened new HwDB with name nexysA7fpga_44
TRACE::2022-06-05.15:28:37::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.15:28:37::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:37::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:28:37::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:37::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:37::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:37::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:37::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_44
TRACE::2022-06-05.15:28:37::SCWPlatform::Opened existing hwdb nexysA7fpga_44
TRACE::2022-06-05.15:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:37::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:37::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:28:37::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:37::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-05.15:28:47::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-05.15:28:47::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-05.15:28:47::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-05.15:28:47::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-05.15:28:47::SCWSystem::Not a boot domain 
LOG::2022-06-05.15:28:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-05.15:28:47::SCWDomain::Generating domain artifcats
TRACE::2022-06-05.15:28:47::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-05.15:28:47::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-05.15:28:47::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:47::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_44
TRACE::2022-06-05.15:28:47::SCWPlatform::Opened existing hwdb nexysA7fpga_44
TRACE::2022-06-05.15:28:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:47::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:47::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:28:47::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:47::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-05.15:28:47::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-05.15:28:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-05.15:28:47::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-05.15:28:47::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-05.15:28:47::SCWMssOS::Copying to export directory.
TRACE::2022-06-05.15:28:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-05.15:28:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-05.15:28:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-05.15:28:47::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-05.15:28:47::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-05.15:28:47::SCWPlatform::Started preparing the platform 
TRACE::2022-06-05.15:28:47::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-05.15:28:47::SCWSystem::dir created 
TRACE::2022-06-05.15:28:47::SCWSystem::Writing the bif 
TRACE::2022-06-05.15:28:47::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-05.15:28:47::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-05.15:28:47::SCWPlatform::Completed generating the platform
TRACE::2022-06-05.15:28:47::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.15:28:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.15:28:47::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:28:47::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:47::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_44
TRACE::2022-06-05.15:28:47::SCWPlatform::Opened existing hwdb nexysA7fpga_44
TRACE::2022-06-05.15:28:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:47::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:47::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:28:47::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:47::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-05.15:28:47::SCWPlatform::updated the xpfm file.
TRACE::2022-06-05.15:28:47::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:28:47::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:28:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:28:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_44
TRACE::2022-06-05.15:28:47::SCWPlatform::Opened existing hwdb nexysA7fpga_44
TRACE::2022-06-05.15:28:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:28:47::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:28:47::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:28:47::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:54:42::SCWPlatform::Clearing the existing platform
TRACE::2022-06-05.15:54:42::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-05.15:54:42::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:54:42::SCWSystem::Clearing the domains completed.
TRACE::2022-06-05.15:54:42::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:54:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:54:42::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:54:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:54:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.15:54:42::SCWPlatform::Opened new HwDB with name nexysA7fpga_46
TRACE::2022-06-05.15:54:42::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-05.15:54:42::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-05.15:54:42::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-05.15:54:42::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:54:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:54:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_46
TRACE::2022-06-05.15:54:42::SCWPlatform::Opened existing hwdb nexysA7fpga_46
TRACE::2022-06-05.15:54:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:54:42::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:54:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:54:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_46
TRACE::2022-06-05.15:54:42::SCWPlatform::Opened existing hwdb nexysA7fpga_46
TRACE::2022-06-05.15:54:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:54:42::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:54:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:54:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_46
TRACE::2022-06-05.15:54:42::SCWPlatform::Opened existing hwdb nexysA7fpga_46
TRACE::2022-06-05.15:54:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:54:42::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:54:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:54:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_46
TRACE::2022-06-05.15:54:42::SCWPlatform::Opened existing hwdb nexysA7fpga_46
TRACE::2022-06-05.15:54:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:54:42::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:54:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-05.15:54:42::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:54:42::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:54:42::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:54:42::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.15:54:42::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-05.15:54:42::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:54:42::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:54:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.15:54:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.15:54:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:54:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-05.15:54:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-05.15:54:42::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:54:42::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:54:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:54:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_46
TRACE::2022-06-05.15:54:42::SCWPlatform::Opened existing hwdb nexysA7fpga_46
TRACE::2022-06-05.15:54:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:54:42::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:54:42::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:54:42::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:54:42::SCWReader::No isolation master present  
TRACE::2022-06-05.15:56:16::SCWPlatform::Clearing the existing platform
TRACE::2022-06-05.15:56:16::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-05.15:56:16::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:16::SCWSystem::Clearing the domains completed.
TRACE::2022-06-05.15:56:16::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-05.15:56:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:16::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:16::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:16::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:16::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:16::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:16::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:16::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.15:56:17::SCWPlatform::Opened new HwDB with name nexysA7fpga_47
TRACE::2022-06-05.15:56:17::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-05.15:56:17::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-05.15:56:17::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-05.15:56:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_47
TRACE::2022-06-05.15:56:17::SCWPlatform::Opened existing hwdb nexysA7fpga_47
TRACE::2022-06-05.15:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_47
TRACE::2022-06-05.15:56:17::SCWPlatform::Opened existing hwdb nexysA7fpga_47
TRACE::2022-06-05.15:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_47
TRACE::2022-06-05.15:56:17::SCWPlatform::Opened existing hwdb nexysA7fpga_47
TRACE::2022-06-05.15:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_47
TRACE::2022-06-05.15:56:17::SCWPlatform::Opened existing hwdb nexysA7fpga_47
TRACE::2022-06-05.15:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:17::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-05.15:56:17::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:17::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:17::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:17::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.15:56:17::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-05.15:56:17::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:17::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.15:56:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.15:56:17::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:56:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-05.15:56:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-05.15:56:17::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:17::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_47
TRACE::2022-06-05.15:56:17::SCWPlatform::Opened existing hwdb nexysA7fpga_47
TRACE::2022-06-05.15:56:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:17::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:17::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:56:17::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:17::SCWReader::No isolation master present  
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-05.15:56:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:21::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-05.15:56:21::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_47
TRACE::2022-06-05.15:56:21::SCWPlatform::Opened existing hwdb nexysA7fpga_47
TRACE::2022-06-05.15:56:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:21::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_47
TRACE::2022-06-05.15:56:21::SCWPlatform::Opened existing hwdb nexysA7fpga_47
TRACE::2022-06-05.15:56:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:21::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:21::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:56:21::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:21::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-05.15:56:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:21::SCWPlatform::update - Opened existing hwdb nexysA7fpga_48
TRACE::2022-06-05.15:56:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:21::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.15:56:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.15:56:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:56:21::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-05.15:56:21::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:21::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.15:56:21::SCWPlatform::Opened new HwDB with name nexysA7fpga_49
TRACE::2022-06-05.15:56:21::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.15:56:21::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:56:21::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:21::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_49
TRACE::2022-06-05.15:56:21::SCWPlatform::Opened existing hwdb nexysA7fpga_49
TRACE::2022-06-05.15:56:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:21::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:21::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:56:21::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:21::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-05.15:56:28::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-05.15:56:28::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-05.15:56:28::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-05.15:56:28::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-05.15:56:28::SCWSystem::Not a boot domain 
LOG::2022-06-05.15:56:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-05.15:56:28::SCWDomain::Generating domain artifcats
TRACE::2022-06-05.15:56:28::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-05.15:56:28::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-05.15:56:28::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:28::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:28::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_49
TRACE::2022-06-05.15:56:28::SCWPlatform::Opened existing hwdb nexysA7fpga_49
TRACE::2022-06-05.15:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:28::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:28::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:56:28::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:28::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-05.15:56:28::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-05.15:56:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-05.15:56:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-05.15:56:28::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-05.15:56:28::SCWMssOS::Copying to export directory.
TRACE::2022-06-05.15:56:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-05.15:56:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-05.15:56:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-05.15:56:28::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-05.15:56:28::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-05.15:56:28::SCWPlatform::Started preparing the platform 
TRACE::2022-06-05.15:56:28::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-05.15:56:28::SCWSystem::dir created 
TRACE::2022-06-05.15:56:28::SCWSystem::Writing the bif 
TRACE::2022-06-05.15:56:28::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-05.15:56:28::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-05.15:56:28::SCWPlatform::Completed generating the platform
TRACE::2022-06-05.15:56:28::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.15:56:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.15:56:28::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:56:28::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:28::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:28::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_49
TRACE::2022-06-05.15:56:28::SCWPlatform::Opened existing hwdb nexysA7fpga_49
TRACE::2022-06-05.15:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:28::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:28::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:56:28::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:28::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-05.15:56:28::SCWPlatform::updated the xpfm file.
TRACE::2022-06-05.15:56:28::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:56:28::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:56:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:56:28::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_49
TRACE::2022-06-05.15:56:28::SCWPlatform::Opened existing hwdb nexysA7fpga_49
TRACE::2022-06-05.15:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:56:28::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:56:28::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:56:28::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:57:03::SCWMssOS::cleaning the bsp 
TRACE::2022-06-05.15:57:03::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-05.15:57:03::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-05.15:57:11::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-05.15:57:11::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-05.15:57:11::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-05.15:57:11::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-05.15:57:11::SCWSystem::Not a boot domain 
LOG::2022-06-05.15:57:11::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-05.15:57:11::SCWDomain::Generating domain artifcats
TRACE::2022-06-05.15:57:11::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-05.15:57:11::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-05.15:57:11::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:11::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:11::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:11::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:57:11::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:57:11::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_49
TRACE::2022-06-05.15:57:11::SCWPlatform::Opened existing hwdb nexysA7fpga_49
TRACE::2022-06-05.15:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:57:11::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:57:11::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:57:11::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:57:11::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-05.15:57:11::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:57:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-05.15:57:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-05.15:57:11::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-06-05.15:57:11::SCWMssOS::doing bsp build ... 
TRACE::2022-06-05.15:57:11::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-06-05.15:57:11::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-05.15:57:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-05.15:57:11::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-05.15:57:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-05.15:57:11::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-05.15:57:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-05.15:57:11::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-05.15:57:11::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-05.15:57:11::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-05.15:57:11::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-05.15:57:11::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-05.15:57:11::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-05.15:57:11::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-05.15:57:11::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-05.15:57:11::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-05.15:57:11::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-05.15:57:11::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-05.15:57:11::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-05.15:57:11::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-05.15:57:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-05.15:57:11::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-05.15:57:11::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-05.15:57:11::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-05.15:57:11::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-05.15:57:11::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-05.15:57:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-05.15:57:11::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Compiling PmodENC

TRACE::2022-06-05.15:57:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-05.15:57:11::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-05.15:57:11::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-05.15:57:11::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:11::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-06-05.15:57:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-05.15:57:12::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-05.15:57:12::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-05.15:57:12::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:12::SCWMssOS::Compiling nexys4IO...

TRACE::2022-06-05.15:57:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-05.15:57:12::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-05.15:57:12::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-06-05.15:57:12::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:12::SCWMssOS::Compiling signal_generator...

TRACE::2022-06-05.15:57:13::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-06-05.15:57:13::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-05.15:57:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-05.15:57:13::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-05.15:57:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-05.15:57:13::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-05.15:57:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-05.15:57:13::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-05.15:57:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-05.15:57:13::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-05.15:57:13::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-05.15:57:13::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-05.15:57:13::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-05.15:57:13::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-05.15:57:13::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-05.15:57:13::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-05.15:57:13::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-05.15:57:13::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-05.15:57:13::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-05.15:57:13::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-05.15:57:13::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-05.15:57:13::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-05.15:57:13::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-05.15:57:13::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-05.15:57:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-05.15:57:13::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-05.15:57:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-05.15:57:13::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-05.15:57:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-05.15:57:13::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-05.15:57:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-05.15:57:13::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-05.15:57:13::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-05.15:57:13::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-05.15:57:13::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-05.15:57:13::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-05.15:57:13::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-06-05.15:57:13::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-05.15:57:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-05.15:57:13::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:13::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-05.15:57:13::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-05.15:57:13::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-05.15:57:14::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-06-05.15:57:14::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-06-05.15:57:14::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-05.15:57:14::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-06-05.15:57:14::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-06-05.15:57:14::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-06-05.15:57:14::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-06-05.15:57:14::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-06-05.15:57:14::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-06-05.15:57:14::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-06-05.15:57:14::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-06-05.15:57:14::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-06-05.15:57:14::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-06-05.15:57:14::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-06-05.15:57:14::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-06-05.15:57:14::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-06-05.15:57:14::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-06-05.15:57:14::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-06-05.15:57:14::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-06-05.15:57:14::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-06-05.15:57:14::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-06-05.15:57:14::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-06-05.15:57:14::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-06-05.15:57:14::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-06-05.15:57:14::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-06-05.15:57:14::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-06-05.15:57:14::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-06-05.15:57:14::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-06-05.15:57:15::SCWMssOS::Finished building libraries

TRACE::2022-06-05.15:57:15::SCWMssOS::Copying to export directory.
TRACE::2022-06-05.15:57:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-05.15:57:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-05.15:57:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-05.15:57:15::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-05.15:57:15::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-05.15:57:15::SCWPlatform::Started preparing the platform 
TRACE::2022-06-05.15:57:15::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-05.15:57:15::SCWSystem::dir created 
TRACE::2022-06-05.15:57:15::SCWSystem::Writing the bif 
TRACE::2022-06-05.15:57:15::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-05.15:57:15::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-05.15:57:15::SCWPlatform::Completed generating the platform
TRACE::2022-06-05.15:57:15::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:57:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.15:57:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.15:57:15::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.15:57:15::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:15::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:15::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:15::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:57:15::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:57:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_49
TRACE::2022-06-05.15:57:15::SCWPlatform::Opened existing hwdb nexysA7fpga_49
TRACE::2022-06-05.15:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:57:15::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:57:15::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:57:15::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:57:15::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-05.15:57:15::SCWPlatform::updated the xpfm file.
TRACE::2022-06-05.15:57:15::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:15::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:15::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:15::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.15:57:15::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.15:57:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.15:57:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_49
TRACE::2022-06-05.15:57:15::SCWPlatform::Opened existing hwdb nexysA7fpga_49
TRACE::2022-06-05.15:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.15:57:15::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.15:57:15::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.15:57:15::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:19::SCWPlatform::Clearing the existing platform
TRACE::2022-06-05.20:28:19::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-05.20:28:19::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:19::SCWSystem::Clearing the domains completed.
TRACE::2022-06-05.20:28:19::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:19::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:19::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:19::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.20:28:19::SCWPlatform::Opened new HwDB with name nexysA7fpga_52
TRACE::2022-06-05.20:28:19::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-05.20:28:19::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-05.20:28:19::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-05.20:28:19::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:19::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_52
TRACE::2022-06-05.20:28:19::SCWPlatform::Opened existing hwdb nexysA7fpga_52
TRACE::2022-06-05.20:28:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:19::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:19::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_52
TRACE::2022-06-05.20:28:19::SCWPlatform::Opened existing hwdb nexysA7fpga_52
TRACE::2022-06-05.20:28:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:19::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:19::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_52
TRACE::2022-06-05.20:28:19::SCWPlatform::Opened existing hwdb nexysA7fpga_52
TRACE::2022-06-05.20:28:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:19::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:19::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_52
TRACE::2022-06-05.20:28:19::SCWPlatform::Opened existing hwdb nexysA7fpga_52
TRACE::2022-06-05.20:28:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:19::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-05.20:28:19::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:19::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:19::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:19::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.20:28:19::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-05.20:28:19::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:19::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.20:28:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.20:28:19::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.20:28:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-05.20:28:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-05.20:28:19::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:19::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_52
TRACE::2022-06-05.20:28:19::SCWPlatform::Opened existing hwdb nexysA7fpga_52
TRACE::2022-06-05.20:28:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:19::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:19::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.20:28:19::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:19::SCWReader::No isolation master present  
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-05.20:28:24::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:24::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-05.20:28:24::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:24::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_52
TRACE::2022-06-05.20:28:24::SCWPlatform::Opened existing hwdb nexysA7fpga_52
TRACE::2022-06-05.20:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:24::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:24::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_52
TRACE::2022-06-05.20:28:24::SCWPlatform::Opened existing hwdb nexysA7fpga_52
TRACE::2022-06-05.20:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:24::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:24::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.20:28:24::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:24::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-05.20:28:24::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:24::SCWPlatform::update - Opened existing hwdb nexysA7fpga_53
TRACE::2022-06-05.20:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:24::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.20:28:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.20:28:24::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.20:28:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-05.20:28:24::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:24::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:24::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.20:28:24::SCWPlatform::Opened new HwDB with name nexysA7fpga_54
TRACE::2022-06-05.20:28:24::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.20:28:24::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:24::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.20:28:24::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:24::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_54
TRACE::2022-06-05.20:28:24::SCWPlatform::Opened existing hwdb nexysA7fpga_54
TRACE::2022-06-05.20:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:24::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:24::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.20:28:24::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:24::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-05.20:28:31::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-05.20:28:31::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-05.20:28:31::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-05.20:28:31::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-05.20:28:31::SCWSystem::Not a boot domain 
LOG::2022-06-05.20:28:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-05.20:28:31::SCWDomain::Generating domain artifcats
TRACE::2022-06-05.20:28:31::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-05.20:28:31::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-05.20:28:31::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:31::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_54
TRACE::2022-06-05.20:28:31::SCWPlatform::Opened existing hwdb nexysA7fpga_54
TRACE::2022-06-05.20:28:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:31::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:31::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.20:28:31::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:31::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-05.20:28:31::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-05.20:28:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-05.20:28:31::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-05.20:28:31::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-05.20:28:31::SCWMssOS::Copying to export directory.
TRACE::2022-06-05.20:28:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-05.20:28:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-05.20:28:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-05.20:28:31::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-05.20:28:31::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-05.20:28:31::SCWPlatform::Started preparing the platform 
TRACE::2022-06-05.20:28:31::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-05.20:28:31::SCWSystem::dir created 
TRACE::2022-06-05.20:28:31::SCWSystem::Writing the bif 
TRACE::2022-06-05.20:28:31::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-05.20:28:31::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-05.20:28:31::SCWPlatform::Completed generating the platform
TRACE::2022-06-05.20:28:31::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.20:28:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.20:28:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.20:28:31::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:31::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_54
TRACE::2022-06-05.20:28:31::SCWPlatform::Opened existing hwdb nexysA7fpga_54
TRACE::2022-06-05.20:28:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:31::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:31::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.20:28:31::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:31::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-05.20:28:31::SCWPlatform::updated the xpfm file.
TRACE::2022-06-05.20:28:31::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:28:31::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:28:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:28:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_54
TRACE::2022-06-05.20:28:31::SCWPlatform::Opened existing hwdb nexysA7fpga_54
TRACE::2022-06-05.20:28:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:28:31::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:28:31::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.20:28:31::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:06::SCWPlatform::Clearing the existing platform
TRACE::2022-06-05.20:40:06::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-05.20:40:06::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:06::SCWSystem::Clearing the domains completed.
TRACE::2022-06-05.20:40:06::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:06::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.20:40:06::SCWPlatform::Opened new HwDB with name nexysA7fpga_56
TRACE::2022-06-05.20:40:06::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-05.20:40:06::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-05.20:40:06::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-05.20:40:06::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_56
TRACE::2022-06-05.20:40:06::SCWPlatform::Opened existing hwdb nexysA7fpga_56
TRACE::2022-06-05.20:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:40:06::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_56
TRACE::2022-06-05.20:40:06::SCWPlatform::Opened existing hwdb nexysA7fpga_56
TRACE::2022-06-05.20:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:40:06::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_56
TRACE::2022-06-05.20:40:06::SCWPlatform::Opened existing hwdb nexysA7fpga_56
TRACE::2022-06-05.20:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:40:06::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_56
TRACE::2022-06-05.20:40:06::SCWPlatform::Opened existing hwdb nexysA7fpga_56
TRACE::2022-06-05.20:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:40:06::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-05.20:40:06::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:06::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:06::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:06::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.20:40:06::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-05.20:40:06::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:06::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.20:40:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.20:40:06::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.20:40:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-05.20:40:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-05.20:40:06::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:40:06::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_56
TRACE::2022-06-05.20:40:06::SCWPlatform::Opened existing hwdb nexysA7fpga_56
TRACE::2022-06-05.20:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:40:06::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:06::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.20:40:06::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:06::SCWReader::No isolation master present  
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-05.20:40:12::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:40:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-05.20:40:12::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:40:12::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_56
TRACE::2022-06-05.20:40:12::SCWPlatform::Opened existing hwdb nexysA7fpga_56
TRACE::2022-06-05.20:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:40:12::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:40:12::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_56
TRACE::2022-06-05.20:40:12::SCWPlatform::Opened existing hwdb nexysA7fpga_56
TRACE::2022-06-05.20:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:40:12::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:12::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.20:40:12::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:12::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-05.20:40:12::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:12::SCWPlatform::update - Opened existing hwdb nexysA7fpga_57
TRACE::2022-06-05.20:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:40:12::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.20:40:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.20:40:12::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.20:40:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-05.20:40:12::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:12::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:40:12::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.20:40:12::SCWPlatform::Opened new HwDB with name nexysA7fpga_58
TRACE::2022-06-05.20:40:12::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-05.20:40:12::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:12::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.20:40:12::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-05.20:40:12::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-05.20:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-05.20:40:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_58
TRACE::2022-06-05.20:40:12::SCWPlatform::Opened existing hwdb nexysA7fpga_58
TRACE::2022-06-05.20:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.20:40:12::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:12::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-05.20:40:12::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-05.20:40:12::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-06.15:15:13::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-06.15:15:13::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.15:15:13::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-06.15:15:13::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-06.15:15:13::SCWSystem::Not a boot domain 
LOG::2022-06-06.15:15:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-06.15:15:13::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.15:15:13::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.15:15:13::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.15:15:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:15:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_58
TRACE::2022-06-06.15:15:13::SCWPlatform::Opened existing hwdb nexysA7fpga_58
TRACE::2022-06-06.15:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:15:13::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:15:13::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:15:13::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:15:13::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-06.15:15:13::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:15:13::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-06.15:15:14::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.15:15:14::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-06-06.15:15:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:15:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:15:14::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:15:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:15:14::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/dynclk_v1_1/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/dynclk_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.15:15:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-06.15:15:14::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:15:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:15:14::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:15:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:15:14::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:15:14::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:15:14::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.15:15:14::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.15:15:14::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-06.15:15:14::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-06.15:15:14::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-06.15:15:14::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-06.15:15:14::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-06.15:15:14::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-06.15:15:14::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.15:15:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-06.15:15:14::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:15:14::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:15:14::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:15:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:15:14::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:15:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:15:14::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Compiling PmodENC

TRACE::2022-06-06.15:15:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.15:15:14::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:15:14::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:15:14::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:14::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-06-06.15:15:15::SCWMssOS::Running Make libs in microblaze_0/libsrc/dynclk_v1_1/src

TRACE::2022-06-06.15:15:15::SCWMssOS::make -C microblaze_0/libsrc/dynclk_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-06.15:15:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-06-06.15:15:15::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:15::SCWMssOS::Compiling ddynclk

TRACE::2022-06-06.15:15:15::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.15:15:15::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:15:15::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:15:15::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:15::SCWMssOS::Compiling nexys4IO...

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.15:15:16::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-06-06.15:15:16::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Compiling signal_generator...

TRACE::2022-06-06.15:15:16::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-06-06.15:15:16::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:15:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:15:16::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:15:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:15:16::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/dynclk_v1_1/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:15:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:15:16::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/dynclk_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.15:15:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-06.15:15:16::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:15:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:15:16::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:15:16::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:15:16::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.15:15:16::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.15:15:16::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-06.15:15:16::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-06.15:15:16::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-06.15:15:16::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-06.15:15:16::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-06.15:15:16::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-06.15:15:16::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.15:15:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-06.15:15:16::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:15:16::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:15:16::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:15:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:15:16::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:15:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.15:15:16::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:15:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.15:15:16::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.15:15:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-06.15:15:16::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:15:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.15:15:16::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.15:15:16::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.15:15:16::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-06.15:15:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-06-06.15:15:16::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:15:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:15:16::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.15:15:16::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.15:15:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-06.15:15:16::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:15:17::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-06-06.15:15:18::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-06-06.15:15:18::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-06.15:15:18::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-06-06.15:15:18::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-06-06.15:15:18::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-06-06.15:15:18::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-06-06.15:15:18::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-06-06.15:15:18::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-06-06.15:15:18::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-06-06.15:15:18::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-06-06.15:15:18::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-06-06.15:15:18::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-06-06.15:15:18::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-06-06.15:15:18::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-06-06.15:15:18::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-06-06.15:15:18::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-06-06.15:15:18::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-06-06.15:15:18::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-06-06.15:15:18::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-06-06.15:15:18::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-06-06.15:15:18::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-06-06.15:15:18::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-06-06.15:15:18::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-06-06.15:15:18::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-06-06.15:15:18::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-06-06.15:15:18::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-06-06.15:15:18::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-06-06.15:15:18::SCWMssOS::Finished building libraries

TRACE::2022-06-06.15:15:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-06.15:15:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-06.15:15:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-06.15:15:18::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-06.15:15:18::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-06.15:15:18::SCWPlatform::Started preparing the platform 
TRACE::2022-06-06.15:15:18::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-06.15:15:18::SCWSystem::dir created 
TRACE::2022-06-06.15:15:18::SCWSystem::Writing the bif 
TRACE::2022-06-06.15:15:18::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-06.15:15:18::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-06.15:15:18::SCWPlatform::Completed generating the platform
TRACE::2022-06-06.15:15:18::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:15:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.15:15:18::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-06.15:15:18::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-06.15:15:18::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-06.15:15:18::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-06.15:15:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-06.15:15:18::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:15:18::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:15:18::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:18::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:18::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:18::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:15:18::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_58
TRACE::2022-06-06.15:15:18::SCWPlatform::Opened existing hwdb nexysA7fpga_58
TRACE::2022-06-06.15:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:15:18::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:15:18::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:15:18::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:15:18::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"79ccdf341f51a65c5e27e8067abd5141",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-06.15:15:18::SCWPlatform::updated the xpfm file.
TRACE::2022-06-06.15:15:18::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:18::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:18::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:18::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:15:18::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_58
TRACE::2022-06-06.15:15:18::SCWPlatform::Opened existing hwdb nexysA7fpga_58
TRACE::2022-06-06.15:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:15:18::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:15:18::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:15:18::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:39::SCWPlatform::Clearing the existing platform
TRACE::2022-06-06.15:18:39::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-06.15:18:39::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:39::SCWSystem::Clearing the domains completed.
TRACE::2022-06-06.15:18:39::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-06.15:18:39::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:39::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:39::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:18:39::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:39::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:39::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:39::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:39::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:39::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:18:39::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.15:18:40::SCWPlatform::Opened new HwDB with name nexysA7fpga_60
TRACE::2022-06-06.15:18:40::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-06.15:18:40::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-06.15:18:40::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.15:18:40::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:18:40::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_60
TRACE::2022-06-06.15:18:40::SCWPlatform::Opened existing hwdb nexysA7fpga_60
TRACE::2022-06-06.15:18:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:18:40::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:18:40::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_60
TRACE::2022-06-06.15:18:40::SCWPlatform::Opened existing hwdb nexysA7fpga_60
TRACE::2022-06-06.15:18:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:18:40::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:18:40::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_60
TRACE::2022-06-06.15:18:40::SCWPlatform::Opened existing hwdb nexysA7fpga_60
TRACE::2022-06-06.15:18:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:18:40::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:18:40::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_60
TRACE::2022-06-06.15:18:40::SCWPlatform::Opened existing hwdb nexysA7fpga_60
TRACE::2022-06-06.15:18:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:18:40::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.15:18:40::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:40::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:40::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:40::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-06.15:18:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.15:18:40::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:40::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.15:18:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.15:18:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:18:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-06.15:18:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-06.15:18:40::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:18:40::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_60
TRACE::2022-06-06.15:18:40::SCWPlatform::Opened existing hwdb nexysA7fpga_60
TRACE::2022-06-06.15:18:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:18:40::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:40::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:18:40::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:40::SCWReader::No isolation master present  
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-06.15:18:53::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:18:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-06.15:18:53::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:18:53::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_60
TRACE::2022-06-06.15:18:53::SCWPlatform::Opened existing hwdb nexysA7fpga_60
TRACE::2022-06-06.15:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:18:53::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:18:53::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_60
TRACE::2022-06-06.15:18:53::SCWPlatform::Opened existing hwdb nexysA7fpga_60
TRACE::2022-06-06.15:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:18:53::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:53::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:18:53::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:53::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-06.15:18:53::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:53::SCWPlatform::update - Opened existing hwdb nexysA7fpga_61
TRACE::2022-06-06.15:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:18:53::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.15:18:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.15:18:53::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:18:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-06.15:18:53::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:53::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:18:53::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.15:18:53::SCWPlatform::Opened new HwDB with name nexysA7fpga_62
TRACE::2022-06-06.15:18:53::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-06.15:18:53::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:53::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:18:53::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:18:53::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:18:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_62
TRACE::2022-06-06.15:18:53::SCWPlatform::Opened existing hwdb nexysA7fpga_62
TRACE::2022-06-06.15:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:18:53::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:53::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:18:53::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:18:53::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"79ccdf341f51a65c5e27e8067abd5141",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-06.15:19:03::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-06.15:19:03::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.15:19:03::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-06.15:19:03::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-06.15:19:03::SCWSystem::Not a boot domain 
LOG::2022-06-06.15:19:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-06.15:19:03::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.15:19:03::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.15:19:03::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.15:19:03::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:03::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:03::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:03::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:19:03::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:19:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_62
TRACE::2022-06-06.15:19:03::SCWPlatform::Opened existing hwdb nexysA7fpga_62
TRACE::2022-06-06.15:19:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:19:03::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:19:03::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:19:03::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:19:03::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-06.15:19:03::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:19:03::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-06.15:19:04::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.15:19:04::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-06-06.15:19:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:19:04::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:19:04::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:19:04::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:19:04::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:19:04::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:19:04::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:19:04::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.15:19:04::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.15:19:04::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-06.15:19:04::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-06.15:19:04::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-06.15:19:04::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-06.15:19:04::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-06.15:19:04::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-06.15:19:04::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.15:19:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-06.15:19:04::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:19:04::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:19:04::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:19:04::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:19:04::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:19:04::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Compiling PmodENC

TRACE::2022-06-06.15:19:04::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.15:19:04::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:19:04::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:19:04::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:04::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-06-06.15:19:05::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.15:19:05::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:19:05::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:19:05::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:05::SCWMssOS::Compiling nexys4IO...

TRACE::2022-06-06.15:19:05::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.15:19:05::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.15:19:05::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-06-06.15:19:05::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:05::SCWMssOS::Compiling signal_generator...

TRACE::2022-06-06.15:19:06::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-06-06.15:19:06::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:19:06::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:19:06::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:19:06::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:19:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:19:06::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:19:06::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:19:06::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.15:19:06::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.15:19:06::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-06.15:19:06::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-06.15:19:06::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-06.15:19:06::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-06.15:19:06::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-06.15:19:06::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-06.15:19:06::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.15:19:06::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-06.15:19:06::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:19:06::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:19:06::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:19:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:19:06::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:19:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.15:19:06::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:19:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.15:19:06::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.15:19:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-06.15:19:06::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:19:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.15:19:06::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.15:19:06::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.15:19:06::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-06.15:19:06::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-06-06.15:19:06::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:19:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:19:06::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.15:19:06::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.15:19:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-06.15:19:06::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:19:07::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-06-06.15:19:08::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-06-06.15:19:08::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-06.15:19:08::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-06-06.15:19:08::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-06-06.15:19:08::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-06-06.15:19:08::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-06-06.15:19:08::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-06-06.15:19:08::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-06-06.15:19:08::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-06-06.15:19:08::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-06-06.15:19:08::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-06-06.15:19:08::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-06-06.15:19:08::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-06-06.15:19:08::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-06-06.15:19:08::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-06-06.15:19:08::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-06-06.15:19:08::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-06-06.15:19:08::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-06-06.15:19:08::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-06-06.15:19:08::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-06-06.15:19:08::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-06-06.15:19:08::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-06-06.15:19:08::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-06-06.15:19:08::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-06-06.15:19:08::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-06-06.15:19:08::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-06-06.15:19:08::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-06-06.15:19:08::SCWMssOS::Finished building libraries

TRACE::2022-06-06.15:19:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-06.15:19:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-06.15:19:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-06.15:19:08::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-06.15:19:08::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-06.15:19:08::SCWPlatform::Started preparing the platform 
TRACE::2022-06-06.15:19:08::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-06.15:19:08::SCWSystem::dir created 
TRACE::2022-06-06.15:19:08::SCWSystem::Writing the bif 
TRACE::2022-06-06.15:19:08::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-06.15:19:08::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-06.15:19:08::SCWPlatform::Completed generating the platform
TRACE::2022-06-06.15:19:08::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:19:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.15:19:08::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-06.15:19:08::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-06.15:19:08::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-06.15:19:08::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-06.15:19:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-06.15:19:08::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:19:08::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:19:08::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:08::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:08::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:08::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:19:08::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:19:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_62
TRACE::2022-06-06.15:19:08::SCWPlatform::Opened existing hwdb nexysA7fpga_62
TRACE::2022-06-06.15:19:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:19:08::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:19:08::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:19:08::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:19:08::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-06.15:19:08::SCWPlatform::updated the xpfm file.
TRACE::2022-06-06.15:19:08::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:08::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:08::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:08::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:19:08::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:19:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_62
TRACE::2022-06-06.15:19:08::SCWPlatform::Opened existing hwdb nexysA7fpga_62
TRACE::2022-06-06.15:19:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:19:08::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:19:08::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:19:08::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:10::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:10::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:10::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:54:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:54:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.15:54:13::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-06.15:54:13::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-06.15:54:13::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:54:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:54:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:54:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:54:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:54:13::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.15:54:13::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:13::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:13::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:13::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-06.15:54:13::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.15:54:13::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:13::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.15:54:13::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.15:54:13::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:54:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-06.15:54:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:54:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:54:13::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:13::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:54:13::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:13::SCWReader::No isolation master present  
LOG::2022-06-06.15:54:13::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-06.15:54:13::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.15:54:13::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-06.15:54:13::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-06.15:54:13::SCWSystem::Not a boot domain 
LOG::2022-06-06.15:54:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-06.15:54:13::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.15:54:13::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.15:54:13::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:54:13::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:54:13::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.15:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:54:13::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:13::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:54:13::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:13::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-06.15:54:13::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.15:54:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.15:54:13::SCWDomain::Building the domain :  standalone_domain
TRACE::2022-06-06.15:54:13::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.15:54:13::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-06-06.15:54:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:54:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:54:13::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:54:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:54:13::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:54:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:54:13::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:54:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:54:13::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:54:13::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:54:13::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.15:54:13::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.15:54:13::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-06.15:54:13::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-06.15:54:13::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-06.15:54:13::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-06.15:54:13::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-06.15:54:13::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-06.15:54:13::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.15:54:13::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-06.15:54:13::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:54:13::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:54:13::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:54:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:54:13::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:54:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:54:13::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Compiling PmodENC

TRACE::2022-06-06.15:54:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.15:54:13::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:54:13::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:54:13::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:13::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:54:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:54:14::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Compiling nexys4IO...

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.15:54:14::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-06-06.15:54:14::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Compiling signal_generator...

TRACE::2022-06-06.15:54:14::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-06-06.15:54:14::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:54:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:54:14::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:54:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:54:14::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:54:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.15:54:14::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:54:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:54:14::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:54:14::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:54:14::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.15:54:14::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.15:54:14::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-06.15:54:14::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-06.15:54:14::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-06.15:54:14::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-06.15:54:14::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-06.15:54:14::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-06.15:54:14::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.15:54:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-06.15:54:14::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.15:54:14::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.15:54:14::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:54:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:54:14::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:54:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.15:54:14::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:54:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.15:54:14::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:54:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.15:54:14::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.15:54:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-06.15:54:14::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.15:54:14::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.15:54:14::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-06.15:54:14::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-06-06.15:54:14::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:54:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.15:54:14::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.15:54:14::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.15:54:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-06.15:54:14::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.15:54:15::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-06-06.15:54:15::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-06.15:54:15::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-06-06.15:54:15::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-06-06.15:54:15::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-06-06.15:54:15::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-06-06.15:54:15::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-06-06.15:54:15::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-06-06.15:54:15::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-06-06.15:54:15::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-06-06.15:54:15::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-06-06.15:54:15::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-06-06.15:54:15::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-06-06.15:54:15::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-06-06.15:54:15::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-06-06.15:54:15::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-06-06.15:54:15::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-06-06.15:54:15::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-06-06.15:54:15::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-06-06.15:54:15::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-06-06.15:54:15::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-06-06.15:54:15::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-06-06.15:54:15::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-06-06.15:54:15::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-06-06.15:54:15::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-06-06.15:54:15::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-06-06.15:54:15::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-06-06.15:54:15::SCWMssOS::Finished building libraries

TRACE::2022-06-06.15:54:15::SCWMssOS::Copying to export directory.
TRACE::2022-06-06.15:54:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-06.15:54:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-06.15:54:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-06.15:54:15::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-06.15:54:15::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-06.15:54:15::SCWPlatform::Started preparing the platform 
TRACE::2022-06-06.15:54:15::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-06.15:54:15::SCWSystem::dir created 
TRACE::2022-06-06.15:54:15::SCWSystem::Writing the bif 
TRACE::2022-06-06.15:54:15::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-06.15:54:15::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-06.15:54:15::SCWPlatform::Completed generating the platform
TRACE::2022-06-06.15:54:15::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.15:54:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.15:54:15::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:54:15::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:15::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:15::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:15::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:54:15::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:54:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.15:54:15::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.15:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:54:15::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:15::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:54:15::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:15::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-06.15:54:15::SCWPlatform::updated the xpfm file.
TRACE::2022-06-06.15:54:15::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:15::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:15::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:15::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.15:54:15::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:54:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:54:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.15:54:15::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.15:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:54:15::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.15:54:15::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:54:15::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:20::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:20::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:20::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.19:47:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.19:47:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.19:47:23::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-06.19:47:23::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-06.19:47:23::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.19:47:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.19:47:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.19:47:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.19:47:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.19:47:23::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.19:47:23::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:23::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:23::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:23::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-06.19:47:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.19:47:23::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:23::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.19:47:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.19:47:23::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.19:47:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-06.19:47:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.19:47:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.19:47:23::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:23::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.19:47:23::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:23::SCWReader::No isolation master present  
LOG::2022-06-06.19:47:23::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-06.19:47:23::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.19:47:23::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-06.19:47:23::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-06.19:47:23::SCWSystem::Not a boot domain 
LOG::2022-06-06.19:47:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-06.19:47:23::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.19:47:23::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.19:47:23::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.19:47:23::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.19:47:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.19:47:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.19:47:23::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:23::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.19:47:23::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:23::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-06.19:47:23::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.19:47:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.19:47:23::SCWDomain::Building the domain :  standalone_domain
TRACE::2022-06-06.19:47:23::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.19:47:23::SCWMssOS::System Command Ran  cd  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-06-06.19:47:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.19:47:23::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.19:47:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.19:47:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.19:47:23::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:23::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.19:47:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.19:47:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.19:47:23::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:23::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.19:47:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.19:47:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.19:47:23::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:23::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.19:47:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.19:47:23::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.19:47:23::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:23::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.19:47:23::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.19:47:23::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.19:47:23::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:23::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.19:47:23::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.19:47:23::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.19:47:23::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:23::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.19:47:23::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-06.19:47:23::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-06.19:47:23::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:23::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.19:47:23::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-06.19:47:23::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-06.19:47:23::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:24::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.19:47:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-06.19:47:24::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-06.19:47:24::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:24::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.19:47:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.19:47:24::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-06.19:47:24::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:24::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.19:47:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.19:47:24::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.19:47:24::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:24::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.19:47:24::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.19:47:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.19:47:24::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.19:47:24::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.19:47:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.19:47:24::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:24::SCWMssOS::Compiling PmodENC

TRACE::2022-06-06.19:47:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.19:47:24::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.19:47:24::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.19:47:24::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:24::SCWMssOS::Compiling pmodOLEDrgb

TRACE::2022-06-06.19:47:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.19:47:24::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.19:47:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.19:47:24::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:24::SCWMssOS::Compiling nexys4IO...

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.19:47:25::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mx
TRACE::2022-06-06.19:47:25::SCWMssOS::l-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Compiling signal_generator...

TRACE::2022-06-06.19:47:25::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-06-06.19:47:25::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.19:47:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.19:47:25::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.19:47:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.19:47:25::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.19:47:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2022-06-06.19:47:25::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.19:47:25::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.19:47:25::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.19:47:25::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.19:47:25::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/signal_generator_v1_0/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2022-06-06.19:47:25::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-
TRACE::2022-06-06.19:47:25::SCWMssOS::float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/signal_generator_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2022-06-06.19:47:25::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert 
TRACE::2022-06-06.19:47:25::SCWMssOS::-mxl-float-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-06.19:47:25::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2022-06-06.19:47:25::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-06.19:47:25::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2022-06-06.19:47:25::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.19:47:25::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.19:47:25::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.19:47:25::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.19:47:25::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-06-06.19:47:25::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-flo
TRACE::2022-06-06.19:47:25::SCWMssOS::at-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_5/src

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_12/src

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_7/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.19:47:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.19:47:25::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.19:47:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.19:47:25::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_12/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.19:47:25::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-06.19:47:25::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_3/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.19:47:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2022-06-06.19:47:25::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.19:47:25::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2022-06-06.19:47:25::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-06.19:47:25::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sq
TRACE::2022-06-06.19:47:25::SCWMssOS::rt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.19:47:25::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2022-06-06.19:47:25::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src

TRACE::2022-06-06.19:47:25::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.19:47:25::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2022-06-06.19:47:25::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-06-06.19:47:25::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-06-06.19:47:25::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-06.19:47:25::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/errno.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2022-06-06.19:47:25::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2022-06-06.19:47:25::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2022-06-06.19:47:25::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2022-06-06.19:47:25::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2022-06-06.19:47:25::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2022-06-06.19:47:25::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2022-06-06.19:47:25::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2022-06-06.19:47:25::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2022-06-06.19:47:25::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2022-06-06.19:47:25::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2022-06-06.19:47:25::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2022-06-06.19:47:25::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram.o microblaz
TRACE::2022-06-06.19:47:25::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/
TRACE::2022-06-06.19:47:25::SCWMssOS::lib/xgpio_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2022-06-06.19:47:25::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2022-06-06.19:47:25::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2022-06-06.19:47:25::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc_
TRACE::2022-06-06.19:47:25::SCWMssOS::g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_options.o microbla
TRACE::2022-06-06.19:47:25::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr_g.o microblaze_0/li
TRACE::2022-06-06.19:47:25::SCWMssOS::b/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xt
TRACE::2022-06-06.19:47:25::SCWMssOS::mrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite_g.o microblaze_0/
TRACE::2022-06-06.19:47:25::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_selftest.o microbla
TRACE::2022-06-06.19:47:25::SCWMssOS::ze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xwdttb_config.o microblaze_0/lib/xwdttb_g.o micr
TRACE::2022-06-06.19:47:25::SCWMssOS::oblaze_0/lib/xwdttb.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/xwdttb_sinit.o

TRACE::2022-06-06.19:47:25::SCWMssOS::Finished building libraries

TRACE::2022-06-06.19:47:25::SCWMssOS::Copying to export directory.
TRACE::2022-06-06.19:47:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-06.19:47:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-06.19:47:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-06.19:47:25::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-06.19:47:25::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-06.19:47:25::SCWPlatform::Started preparing the platform 
TRACE::2022-06-06.19:47:25::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-06.19:47:25::SCWSystem::dir created 
TRACE::2022-06-06.19:47:25::SCWSystem::Writing the bif 
TRACE::2022-06-06.19:47:25::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-06.19:47:25::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-06.19:47:25::SCWPlatform::Completed generating the platform
TRACE::2022-06-06.19:47:25::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.19:47:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.19:47:25::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.19:47:25::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:25::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:25::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:25::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.19:47:25::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.19:47:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.19:47:25::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.19:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.19:47:25::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:25::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.19:47:25::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:25::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-06.19:47:25::SCWPlatform::updated the xpfm file.
TRACE::2022-06-06.19:47:25::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:25::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:25::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:25::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-06.19:47:25::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.19:47:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.19:47:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.19:47:25::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.19:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.19:47:25::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-06.19:47:25::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-06.19:47:25::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:35::SCWPlatform::Clearing the existing platform
TRACE::2022-06-08.14:38:35::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-08.14:38:35::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:35::SCWSystem::Clearing the domains completed.
TRACE::2022-06-08.14:38:35::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-08.14:38:35::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:35::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:35::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:38:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:36::SCWPlatform::Removing the HwDB with name /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:38:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-08.14:38:36::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-06-08.14:38:36::SCWReader::Active system found as  function_gen_platform
TRACE::2022-06-08.14:38:36::SCWReader::Handling sysconfig function_gen_platform
TRACE::2022-06-08.14:38:36::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-08.14:38:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:38:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:36::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-08.14:38:36::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-08.14:38:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:38:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:38:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:36::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-08.14:38:36::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-08.14:38:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:38:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:38:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:36::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-08.14:38:36::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-08.14:38:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:38:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:38:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:36::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-08.14:38:36::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-08.14:38:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:38:36::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-08.14:38:36::SCWMssOS::No sw design opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:36::SCWMssOS::mss exists loading the mss file  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:36::SCWMssOS::Opened the sw design from mss  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:36::SCWMssOS::Adding the swdes entry /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-08.14:38:36::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-08.14:38:36::SCWMssOS::Opened the sw design.  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:36::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.14:38:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.14:38:36::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.14:38:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-08.14:38:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-08.14:38:36::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:38:36::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:36::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-08.14:38:36::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-08.14:38:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:38:36::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:36::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.14:38:36::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:36::SCWReader::No isolation master present  
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform:: Platform location is /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-08.14:38:40::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:38:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-06-08.14:38:40::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:38:40::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-08.14:38:40::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-08.14:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:38:40::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:38:40::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-08.14:38:40::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-08.14:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:38:40::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:40::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.14:38:40::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:40::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa
TRACE::2022-06-08.14:38:40::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:40::SCWPlatform::update - Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-08.14:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:38:40::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.14:38:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.14:38:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.14:38:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-06-08.14:38:40::SCWMssOS::Removing the swdes entry for  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:40::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:38:40::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-08.14:38:40::SCWPlatform::Opened new HwDB with name nexysA7fpga_3
TRACE::2022-06-08.14:38:40::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-06-08.14:38:40::SCWMssOS::Writing the mss file completed /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.14:38:40::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:38:40::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:38:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2022-06-08.14:38:40::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2022-06-08.14:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:38:40::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:40::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.14:38:40::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:38:40::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-08.14:39:29::SCWPlatform::Started generating the artifacts platform function_gen_platform
TRACE::2022-06-08.14:39:29::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-08.14:39:29::SCWPlatform::Started generating the artifacts for system configuration function_gen_platform
LOG::2022-06-08.14:39:29::SCWSystem::Checking the domain standalone_domain
LOG::2022-06-08.14:39:29::SCWSystem::Not a boot domain 
LOG::2022-06-08.14:39:29::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-06-08.14:39:29::SCWDomain::Generating domain artifcats
TRACE::2022-06-08.14:39:29::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-08.14:39:29::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-08.14:39:29::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:39:29::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:39:29::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2022-06-08.14:39:29::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2022-06-08.14:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:39:29::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:39:29::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.14:39:29::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:39:29::SCWMssOS::Completed writing the mss file at /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp
TRACE::2022-06-08.14:39:29::SCWMssOS::Mss edits present, copying mssfile into export location /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:39:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-08.14:39:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-08.14:39:29::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-06-08.14:39:29::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-08.14:39:29::SCWMssOS::Copying to export directory.
TRACE::2022-06-08.14:39:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-08.14:39:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-08.14:39:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-06-08.14:39:29::SCWSystem::Completed Processing the sysconfig function_gen_platform
LOG::2022-06-08.14:39:29::SCWPlatform::Completed generating the artifacts for system configuration function_gen_platform
TRACE::2022-06-08.14:39:29::SCWPlatform::Started preparing the platform 
TRACE::2022-06-08.14:39:29::SCWSystem::Writing the bif file for system config function_gen_platform
TRACE::2022-06-08.14:39:29::SCWSystem::dir created 
TRACE::2022-06-08.14:39:29::SCWSystem::Writing the bif 
TRACE::2022-06-08.14:39:29::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-08.14:39:29::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-08.14:39:29::SCWPlatform::Completed generating the platform
TRACE::2022-06-08.14:39:29::SCWMssOS::Saving the mss changes /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:39:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-08.14:39:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-08.14:39:29::SCWMssOS::Commit changes completed.
TRACE::2022-06-08.14:39:29::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:39:29::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:39:29::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2022-06-08.14:39:29::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2022-06-08.14:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:39:29::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:39:29::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.14:39:29::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:39:29::SCWWriter::formatted JSON is {
	"platformName":	"function_gen_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"function_gen_platform",
	"platHandOff":	"/home/atharva/Work/ece544_function_generator/vivado_project/ece544_function_generator_exported/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"function_gen_platform",
	"systems":	[{
			"systemName":	"function_gen_platform",
			"systemDesc":	"function_gen_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"function_gen_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d478c7608f70975006770c51750f5d0e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-08.14:39:29::SCWPlatform::updated the xpfm file.
TRACE::2022-06-08.14:39:29::SCWPlatform::Trying to open the hw design at /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform::DSA given /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform::DSA absoulate path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform::DSA directory /home/atharva/Work/function_gen_sw/function_gen_platform/hw
TRACE::2022-06-08.14:39:29::SCWPlatform:: Platform Path /home/atharva/Work/function_gen_sw/function_gen_platform/hw/nexysA7fpga.xsa
TRACE::2022-06-08.14:39:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-08.14:39:29::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_3
TRACE::2022-06-08.14:39:29::SCWPlatform::Opened existing hwdb nexysA7fpga_3
TRACE::2022-06-08.14:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-08.14:39:29::SCWMssOS::Checking the sw design at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-06-08.14:39:29::SCWMssOS::DEBUG:  swdes dump  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-06-08.14:39:29::SCWMssOS::Sw design exists and opened at  /home/atharva/Work/function_gen_sw/function_gen_platform/microblaze_0/standalone_domain/bsp/system.mss
