#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov  2 20:43:50 2023
# Process ID: 14240
# Current directory: C:/Users/Miles/Desktop/Interface_Technology/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19084 C:\Users\Miles\Desktop\Interface_Technology\ip_repo\edit_PWM_w_Int_v1_0.xpr
# Log file: C:/Users/Miles/Desktop/Interface_Technology/ip_repo/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface_Technology/ip_repo\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miles/Desktop/Interface_Technology/ip_repo/edit_PWM_w_Int_v1_0.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/Users/Miles/Desktop/Interface_Technology/ip_repo/../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -force
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
ipx::associate_bus_interfaces -busif s00_axi -clock s00_axi_aclk [ipx::current_core]
ipx::unload_core c:/Users/Miles/Desktop/Interface_Technology/ip_repo/component.xml
ipx::package_project -root_dir C:/Users/Miles/Desktop/Interface_Technology/ip_repo/../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/ip_repo c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src} [current_project]
update_ip_catalog
