// Seed: 4198599182
module module_0 #(
    parameter id_1 = 32'd13,
    parameter id_2 = 32'd38
);
  assign id_1[id_1] = 1 ? 1 : id_1;
  assign id_1 = 1;
  logic _id_2;
  type_8(
      id_1, id_1, 1
  );
  logic id_3;
  type_9(
      id_1, id_2[id_2("", 1) : 1], id_2
  ); type_10(
      id_1, 1, id_1
  );
  reg id_4;
  initial begin
    #1 SystemTFIdentifier(1, id_4, id_1 & id_1, 1'b0, id_2 * id_3);
    id_2 = ~id_1 ? id_3 : 1;
    id_3 = 1;
    id_1[1'b0] <= #id_5 1 - 1'd0;
    id_2 = !id_2;
    id_2 = 1;
    wait (0);
    id_2 = id_4 !== id_2[id_1] - 1'b0;
    id_4 <= id_1;
    #(1);
    id_2 <= #id_6 id_5[1];
    SystemTFIdentifier(1);
  end
endmodule
`timescale 1 ps / 1ps
module module_1 #(
    parameter id_4 = 32'd44
) (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  logic _id_4 (
      1,
      {id_2{""}},
      1,
      1
  );
  assign id_4[id_4] = 1;
  always @(id_3) begin
    id_3 <= 1;
    if (1) begin
      if (1) id_3 <= 1;
      if ({~id_4, 1}) begin
        id_4 <= id_1;
      end
      id_2 <= id_1;
    end else begin
      id_2 <= 1 == id_1;
      #id_5 id_3 = id_5;
    end
  end
endmodule
