#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Dec 18 17:52:51 2020
# Process ID: 5668
# Log file: C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/pa.fromNetlist.tcl}
# create_project -name LastTime -dir "C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/planAhead_run_1" -part xc6slx9tqg144-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf' to fileset 'constrs_1'
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 100540 kilobytes

Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 12de4cd6
link_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 513.543 ; gain = 95.672
startgroup
set_property package_pin P55 [get_ports {SW_DIP[15]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {SW_DIP[13]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {SW_DIP[14]}]
endgroup
set_property package_pin "" [get_ports [list  {SW_DIP[13]}]]
set_property package_pin "" [get_ports [list  {SW_DIP[14]}]]
startgroup
set_property package_pin P57 [get_ports {SW_DIP[13]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {SW_DIP[14]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {SW_DIP[12]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {SW_DIP[11]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {SW_DIP[10]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {SW_DIP[9]}]
endgroup
startgroup
set_property package_pin P66 [get_ports {SW_DIP[8]}]
endgroup
set_property package_pin "" [get_ports [list  {SW_DIP[7]}]]
startgroup
set_property package_pin P66 [get_ports {SW_DIP[8]}]
endgroup
startgroup
set_property package_pin P112 [get_ports {SW_DIP[7]}]
endgroup
startgroup
set_property package_pin P111 [get_ports {SW_DIP[6]}]
endgroup
startgroup
set_property package_pin P105 [get_ports {SW_DIP[5]}]
endgroup
startgroup
set_property package_pin P104 [get_ports {SW_DIP[4]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {SW_DIP[3]}]
endgroup
startgroup
set_property package_pin P101 [get_ports {SW_DIP[2]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {SW_DIP[1]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {SW_DIP[0]}]
endgroup
startgroup
set_property package_pin P123 [get_ports clock_P123]
endgroup
startgroup
set_property package_pin P45 [get_ports PB1_P45]
endgroup
startgroup
set_property package_pin P98 [get_ports tx_P98]
endgroup
save_constraints
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 100540 kilobytes

Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
refresh_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 548.000 ; gain = 0.000
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 99516 kilobytes

Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
refresh_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 548.000 ; gain = 0.000
startgroup
set_property package_pin P67 [get_ports P67]
endgroup
save_constraints
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 100540 kilobytes

Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
refresh_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 548.000 ; gain = 0.000
startgroup
set_property package_pin P67 [get_ports P67]
endgroup
save_constraints
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 99516 kilobytes

Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'P67' [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf:24]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
refresh_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 549.121 ; gain = 0.000
startgroup
set_property package_pin P74 [get_ports XLXN_12]
endgroup
save_constraints
startgroup
set_property package_pin P47 [get_ports PB1_P45]
endgroup
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 100220 kilobytes

Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
refresh_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 563.555 ; gain = 0.000
startgroup
set_property package_pin P98 [get_ports tx_P98]
endgroup
startgroup
set_property package_pin P47 [get_ports PB1_P45]
endgroup
save_constraints
startgroup
set_property package_pin P112 [get_ports {SW_DIP[7]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {SW_DIP[0]}]
endgroup
startgroup
set_property package_pin P111 [get_ports {SW_DIP[6]}]
endgroup
startgroup
set_property package_pin P35 [get_ports {SW_DIP[15]}]
endgroup
startgroup
set_property package_pin P39 [get_ports {SW_DIP[14]}]
endgroup
startgroup
set_property package_pin P41 [get_ports {SW_DIP[13]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {SW_DIP[12]}]
endgroup
set_property package_pin "" [get_ports [list  {SW_DIP[15]}]]
set_property package_pin "" [get_ports [list  {SW_DIP[14]}]]
set_property package_pin "" [get_ports [list  {SW_DIP[13]}]]
set_property package_pin "" [get_ports [list  {SW_DIP[12]}]]
set_property package_pin "" [get_ports [list  {SW_DIP[11]}]]
set_property package_pin "" [get_ports [list  {SW_DIP[10]}]]
set_property package_pin "" [get_ports [list  {SW_DIP[9]}]]
set_property package_pin "" [get_ports [list  {SW_DIP[8]}]]
startgroup
set_property package_pin P66 [get_ports {SW_DIP[0]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {SW_DIP[1]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {SW_DIP[1]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {SW_DIP[2]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {SW_DIP[3]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {SW_DIP[4]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {SW_DIP[5]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {SW_DIP[6]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {SW_DIP[7]}]
endgroup
set_property package_pin "" [get_ports [list  {SW_DIP[8]}]]
set_property package_pin "" [get_ports [list  {SW_DIP[9]}]]
startgroup
set_property package_pin P99 [get_ports {SW_DIP[8]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {SW_DIP[9]}]
endgroup
startgroup
set_property package_pin P101 [get_ports {SW_DIP[10]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {SW_DIP[11]}]
endgroup
startgroup
set_property package_pin P104 [get_ports {SW_DIP[12]}]
endgroup
startgroup
set_property package_pin P105 [get_ports {SW_DIP[13]}]
endgroup
startgroup
set_property package_pin P111 [get_ports {SW_DIP[14]}]
endgroup
startgroup
set_property package_pin P112 [get_ports {SW_DIP[15]}]
endgroup
save_constraints -force
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 99772 kilobytes

Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
refresh_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 565.215 ; gain = 0.000
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 100092 kilobytes

Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
refresh_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 565.215 ; gain = 0.000
startgroup
set_property package_pin P45 [get_ports PB1_P45]
endgroup
save_constraints
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_1/Madd_Clk_Count[10]_GND_5_o_add_61_OUT_cy<8 : 5> on block main is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 100540 kilobytes

Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
refresh_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 565.215 ; gain = 0.000
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 99900 kilobytes

Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/LastTime.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SW_DIP[8]' [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf:22]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SW_DIP[9]' [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf:23]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SW_DIP[10]' [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf:24]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SW_DIP[11]' [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf:25]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SW_DIP[12]' [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf:26]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SW_DIP[13]' [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf:27]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SW_DIP[14]' [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf:28]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SW_DIP[15]' [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf:29]
Finished Parsing UCF File [C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/LastTime/main.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
refresh_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 565.215 ; gain = 0.000
