Fitter Status : Successful - Thu Mar 19 08:05:35 2020
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Revision Name : accel-graph
Top-level Entity Name : psl_fpga
Family : Stratix V
Device : 5SGXMA7H2F35C2
Timing Models : Final
Logic utilization (in ALMs) : 178,638 / 234,720 ( 76 % )
Total registers : 396086
Total pins : 426 / 664 ( 64 % )
Total virtual pins : 0
Total block memory bits : 7,491,547 / 52,428,800 ( 14 % )
Total RAM Blocks : 2,183 / 2,560 ( 85 % )
Total DSP Blocks : 9 / 256 ( 4 % )
Total HSSI STD RX PCSs : 11 / 24 ( 46 % )
Total HSSI 10G RX PCSs : 0 / 24 ( 0 % )
Total HSSI GEN3 RX PCSs : 9 / 24 ( 38 % )
Total HSSI PMA RX Deserializers : 10 / 24 ( 42 % )
Total HSSI STD TX PCSs : 11 / 24 ( 46 % )
Total HSSI 10G TX PCSs : 0 / 24 ( 0 % )
Total HSSI GEN3 TX PCSs : 9 / 24 ( 38 % )
Total HSSI PMA TX Serializers : 11 / 24 ( 46 % )
Total HSSI PIPE GEN1_2s : 9 / 24 ( 38 % )
Total HSSI GEN3s : 9 / 24 ( 38 % )
Total PLLs : 13 / 68 ( 19 % )
Total DLLs : 0 / 4 ( 0 % )
