\hypertarget{struct_r_n_g___type_def}{\section{R\-N\-G\-\_\-\-Type\-Def Struct Reference}
\label{struct_r_n_g___type_def}\index{R\-N\-G\-\_\-\-Type\-Def@{R\-N\-G\-\_\-\-Type\-Def}}
}


H\-A\-S\-H.  




{\ttfamily \#include $<$stm32f2xx.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}{C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}{S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}{D\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\-A\-S\-H. 

\subsection{Member Data Documentation}
\hypertarget{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}{\index{R\-N\-G\-\_\-\-Type\-Def@{R\-N\-G\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!RNG_TypeDef@{R\-N\-G\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-N\-G\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}
R\-N\-G control register, Address offset\-: 0x00 \hypertarget{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}{\index{R\-N\-G\-\_\-\-Type\-Def@{R\-N\-G\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!RNG_TypeDef@{R\-N\-G\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-N\-G\-\_\-\-Type\-Def\-::\-D\-R}}\label{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}
R\-N\-G data register, Address offset\-: 0x08 \hypertarget{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}{\index{R\-N\-G\-\_\-\-Type\-Def@{R\-N\-G\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!RNG_TypeDef@{R\-N\-G\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-N\-G\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}
R\-N\-G status register, Address offset\-: 0x04 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
