/*********************************************************************************

Copyright(c) 2021 Analog Devices, Inc. All Rights Reserved.

This software is proprietary.  By using this software you agree
to the terms of the associated Analog Devices License Agreement.

*********************************************************************************/
/** @addtogroup CRC_Driver Cyclic Redundancy Check (CRC) Peripheral Driver
 *  @{
 */
 
/** @addtogroup CRC_Driver_Static_Configuration Cyclic Redundancy Check (CRC) Driver Static Configuration
 *  @{
  Static Configuration provides an easy and convient way for application to configure the device during driver's open
  call. When an application provides custom static configuration file, then according to the setting provided driver initialises
  the device during driver's open call. If application fails to provide any custom configuration file, then by default CRC device
  driver does not perform any static configuration.
 */
  
/*!
 * @file     adi_crc_config_SC59x.h
 *
 * @brief    CRC driver static configuration file
 *
 * @version  $Revision$
 *
 * @date     $Date$
 *
 * @details
 *           This is the static configuration file for the CRC Driver
 */

#ifndef ADI_CRC_CONFIG_SC59X_H_
#define ADI_CRC_CONFIG_SC59X_H_

/*! CRC0 polynomial value */
#define CRC0_POLY_VALUE             0x12345678u
/*! CRC0 Initial seed value */
#define CRC0_SEED_VALUE             0u
/*! CRC0 Compare value */
#define CRC0_CMP_VALUE              0u
/*! CRC0 Fill value */
#define CRC0_FILL_VALUE             0x100u
/*! CRC0 enable Bit Mirror */
#define CRC0_BITMIRR                0u
/*! CRC0 enable Byte Mirror */
#define CRC0_BYTMIRR                0u
/*! CRC0 enable word swap */
#define CRC0_W16SWP                 0u
/*! CRC0 select modified or unmodified data for transfer modes */
#define CRC0_FDSEL                  0u
/*! CRC0 enable Result Mirror */
#define CRC0_RSLTMIRR               0u
/*! CRC0 enable Polynomial value Mirror*/
#define CRC0_POLYMIRR               0u
/*! CRC0 enable Compare value Mirror */
#define CRC0_CMPMIRR                0u
/*! CRC0 enable Auto clear to Zero  */
#define CRC0_AUTOCLRZ               0u
/*! CRC0 enable Auto set to one */
#define CRC0_AUTOCLRF               0u

/*! CRC1 polynomial value */
#define CRC1_POLY_VALUE             0u
/*! CRC1 Initial seed value */
#define CRC1_SEED_VALUE             0u
/*! CRC1  Compare value */
#define CRC1_CMP_VALUE              0u
/*! CRC1 fill  value */
#define CRC1_FILL_VALUE             0u
/*! CRC1 enable Bit mirror */
#define CRC1_BITMIRR                0u
/*! CRC1 enable Byte mirror */
#define CRC1_BYTMIRR                0u
/*! CRC1 enable Word swap */
#define CRC1_W16SWP                 0u
/*! CRC1 select modified or unmodified data for transfer modes */
#define CRC1_FDSEL                  0u
/*! CRC1 enable Result Mirror */
#define CRC1_RSLTMIRR               0u
/*! CRC1 enable Polynomial mirror */
#define CRC1_POLYMIRR               0u
/*! CRC1 enable compare mirror */
#define CRC1_CMPMIRR                0u
/*! CRC1 enable auto clear to zero */
#define CRC1_AUTOCLRZ               0u
/*! CRC1 enable auto clear to one */
#define CRC1_AUTOCLRF               0u

/*! CRC2 polynomial value */
#define CRC2_POLY_VALUE             0u
/*! CRC2 Initial seed value */
#define CRC2_SEED_VALUE             0u
/*! CRC2 Compare value */
#define CRC2_CMP_VALUE              0u
/*! CRC2 Fill value */
#define CRC2_FILL_VALUE             0u
/*! CRC2 enable Bit Mirror */
#define CRC2_BITMIRR                0u
/*! CRC2 enable Byte Mirror */
#define CRC2_BYTMIRR                0u
/*! CRC2 enable word swap */
#define CRC2_W16SWP                 0u
/*! CRC2 select modified or unmodified data for transfer modes */
#define CRC2_FDSEL                  0u
/*! CRC2 enable Result Mirror */
#define CRC2_RSLTMIRR               0u
/*! CRC2 enable Polynomial value Mirror*/
#define CRC2_POLYMIRR               0u
/*! CRC2 enable Compare value Mirror */
#define CRC2_CMPMIRR                0u
/*! CRC2 enable Auto clear to Zero  */
#define CRC2_AUTOCLRZ               0u
/*! CRC2 enable Auto set to one */
#define CRC2_AUTOCLRF               0u

/*! CRC3 polynomial value */
#define CRC3_POLY_VALUE             0u
/*! CRC3 Initial seed value */
#define CRC3_SEED_VALUE             0u
/*! CRC3 Compare value */
#define CRC3_CMP_VALUE              0u
/*! CRC3 Fill value */
#define CRC3_FILL_VALUE             0u
/*! CRC3 enable Bit Mirror */
#define CRC3_BITMIRR                0u
/*! CRC3 enable Byte Mirror */
#define CRC3_BYTMIRR                0u
/*! CRC3 enable word swap */
#define CRC3_W16SWP                 0u
/*! CRC3 select modified or unmodified data for transfer modes */
#define CRC3_FDSEL                  0u
/*! CRC3 enable Result Mirror */
#define CRC3_RSLTMIRR               0u
/*! CRC3 enable Polynomial value Mirror*/
#define CRC3_POLYMIRR               0u
/*! CRC3 enable Compare value Mirror */
#define CRC3_CMPMIRR                0u
/*! CRC3 enable Auto clear to Zero  */
#define CRC3_AUTOCLRZ               0u
/*! CRC3 enable Auto set to one */
#define CRC3_AUTOCLRF               0u


/*! Enable Static Configuration for CRC0 */
#define USE_STATIC_CRC0             1u
/*! Enable Static Configuration for CRC1 */
#define USE_STATIC_CRC1             0u
/*! Enable Static Configuration for CRC0 */
#define USE_STATIC_CRC2             0u
/*! Enable Static Configuration for CRC1 */
#define USE_STATIC_CRC3             0u


#define CRC0_CTL                   (((uint32_t)CRC0_BITMIRR<<BITP_CRC_CTL_BITMIRR)|((uint32_t)CRC0_BYTMIRR<<BITP_CRC_CTL_BYTMIRR)|((uint32_t)CRC0_W16SWP<<BITP_CRC_CTL_W16SWP)|((uint32_t)CRC0_FDSEL<<BITP_CRC_CTL_FDSEL)|((uint32_t)CRC0_RSLTMIRR<<BITP_CRC_CTL_RSLTMIRR)|((uint32_t)CRC0_POLYMIRR<<BITP_CRC_CTL_POLYMIRR)|((uint32_t)CRC0_CMPMIRR<<BITP_CRC_CTL_CMPMIRR)|((uint32_t)CRC0_AUTOCLRZ<<BITP_CRC_CTL_AUTOCLRZ)|((uint32_t)CRC0_AUTOCLRF<<BITP_CRC_CTL_AUTOCLRF))

#define CRC1_CTL                   (((uint32_t)CRC1_BITMIRR<<BITP_CRC_CTL_BITMIRR)|((uint32_t)CRC1_BYTMIRR<<BITP_CRC_CTL_BYTMIRR)|((uint32_t)CRC1_W16SWP<<BITP_CRC_CTL_W16SWP)|((uint32_t)CRC1_FDSEL<<BITP_CRC_CTL_FDSEL)|((uint32_t)CRC1_RSLTMIRR<<BITP_CRC_CTL_RSLTMIRR)|((uint32_t)CRC1_POLYMIRR<<BITP_CRC_CTL_POLYMIRR)|((uint32_t)CRC1_CMPMIRR<<BITP_CRC_CTL_CMPMIRR)|((uint32_t)CRC1_AUTOCLRZ<<BITP_CRC_CTL_AUTOCLRZ)|((uint32_t)CRC1_AUTOCLRF<<BITP_CRC_CTL_AUTOCLRF))

#define CRC2_CTL                   (((uint32_t)CRC2_BITMIRR<<BITP_CRC_CTL_BITMIRR)|((uint32_t)CRC2_BYTMIRR<<BITP_CRC_CTL_BYTMIRR)|((uint32_t)CRC2_W16SWP<<BITP_CRC_CTL_W16SWP)|((uint32_t)CRC2_FDSEL<<BITP_CRC_CTL_FDSEL)|((uint32_t)CRC2_RSLTMIRR<<BITP_CRC_CTL_RSLTMIRR)|((uint32_t)CRC2_POLYMIRR<<BITP_CRC_CTL_POLYMIRR)|((uint32_t)CRC2_CMPMIRR<<BITP_CRC_CTL_CMPMIRR)|((uint32_t)CRC2_AUTOCLRZ<<BITP_CRC_CTL_AUTOCLRZ)|((uint32_t)CRC2_AUTOCLRF<<BITP_CRC_CTL_AUTOCLRF))

#define CRC3_CTL                   (((uint32_t)CRC3_BITMIRR<<BITP_CRC_CTL_BITMIRR)|((uint32_t)CRC3_BYTMIRR<<BITP_CRC_CTL_BYTMIRR)|((uint32_t)CRC3_W16SWP<<BITP_CRC_CTL_W16SWP)|((uint32_t)CRC3_FDSEL<<BITP_CRC_CTL_FDSEL)|((uint32_t)CRC3_RSLTMIRR<<BITP_CRC_CTL_RSLTMIRR)|((uint32_t)CRC3_POLYMIRR<<BITP_CRC_CTL_POLYMIRR)|((uint32_t)CRC3_CMPMIRR<<BITP_CRC_CTL_CMPMIRR)|((uint32_t)CRC3_AUTOCLRZ<<BITP_CRC_CTL_AUTOCLRZ)|((uint32_t)CRC3_AUTOCLRF<<BITP_CRC_CTL_AUTOCLRF))


#endif /* ADI_CRC_CONFIG_SC59X_H_ */

/**@}*/
/**@}*/
