/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Apr 28 03:11:14 2014
 *                 Full Compile MD5 Checksum bfcf7125bf05811fa35815b8286b23a0
 *                   (minus title and desc)  
 *                 MD5 Checksum              6043e9abcf818590a0d0d2cb13ebaf4c
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_SYSTEMPORT_TDMA_H__
#define BCHP_SYSTEMPORT_TDMA_H__

/***************************************************************************
 *SYSTEMPORT_TDMA
 ***************************************************************************/
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_WRITE_PORT_HI 0x004a4000 /* Descriptor 0 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_WRITE_PORT_LO 0x004a4004 /* Descriptor 0 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_WRITE_PORT_HI 0x004a4008 /* Descriptor 1 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_WRITE_PORT_LO 0x004a400c /* Descriptor 1 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_WRITE_PORT_HI 0x004a4010 /* Descriptor 2 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_WRITE_PORT_LO 0x004a4014 /* Descriptor 2 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_WRITE_PORT_HI 0x004a4018 /* Descriptor 3 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_WRITE_PORT_LO 0x004a401c /* Descriptor 3 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_WRITE_PORT_HI 0x004a4020 /* Descriptor 4 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_WRITE_PORT_LO 0x004a4024 /* Descriptor 4 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_WRITE_PORT_HI 0x004a4028 /* Descriptor 5 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_WRITE_PORT_LO 0x004a402c /* Descriptor 5 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_WRITE_PORT_HI 0x004a4030 /* Descriptor 6 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_WRITE_PORT_LO 0x004a4034 /* Descriptor 6 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_WRITE_PORT_HI 0x004a4038 /* Descriptor 7 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_WRITE_PORT_LO 0x004a403c /* Descriptor 7 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_WRITE_PORT_HI 0x004a4040 /* Descriptor 8 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_WRITE_PORT_LO 0x004a4044 /* Descriptor 8 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_WRITE_PORT_HI 0x004a4048 /* Descriptor 9 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_WRITE_PORT_LO 0x004a404c /* Descriptor 9 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_WRITE_PORT_HI 0x004a4050 /* Descriptor 10 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_WRITE_PORT_LO 0x004a4054 /* Descriptor 10 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_WRITE_PORT_HI 0x004a4058 /* Descriptor 11 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_WRITE_PORT_LO 0x004a405c /* Descriptor 11 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_WRITE_PORT_HI 0x004a4060 /* Descriptor 12 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_WRITE_PORT_LO 0x004a4064 /* Descriptor 12 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_WRITE_PORT_HI 0x004a4068 /* Descriptor 13 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_WRITE_PORT_LO 0x004a406c /* Descriptor 13 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_WRITE_PORT_HI 0x004a4070 /* Descriptor 14 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_WRITE_PORT_LO 0x004a4074 /* Descriptor 14 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_WRITE_PORT_HI 0x004a4078 /* Descriptor 15 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_WRITE_PORT_LO 0x004a407c /* Descriptor 15 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_WRITE_PORT_HI 0x004a4080 /* Descriptor 16 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_WRITE_PORT_LO 0x004a4084 /* Descriptor 16 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_WRITE_PORT_HI 0x004a4088 /* Descriptor 17 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_WRITE_PORT_LO 0x004a408c /* Descriptor 17 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_WRITE_PORT_HI 0x004a4090 /* Descriptor 18 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_WRITE_PORT_LO 0x004a4094 /* Descriptor 18 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_WRITE_PORT_HI 0x004a4098 /* Descriptor 19 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_WRITE_PORT_LO 0x004a409c /* Descriptor 19 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_WRITE_PORT_HI 0x004a40a0 /* Descriptor 20 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_WRITE_PORT_LO 0x004a40a4 /* Descriptor 20 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_WRITE_PORT_HI 0x004a40a8 /* Descriptor 21 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_WRITE_PORT_LO 0x004a40ac /* Descriptor 21 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_WRITE_PORT_HI 0x004a40b0 /* Descriptor 22 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_WRITE_PORT_LO 0x004a40b4 /* Descriptor 22 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_WRITE_PORT_HI 0x004a40b8 /* Descriptor 23 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_WRITE_PORT_LO 0x004a40bc /* Descriptor 23 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_WRITE_PORT_HI 0x004a40c0 /* Descriptor 24 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_WRITE_PORT_LO 0x004a40c4 /* Descriptor 24 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_WRITE_PORT_HI 0x004a40c8 /* Descriptor 25 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_WRITE_PORT_LO 0x004a40cc /* Descriptor 25 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_WRITE_PORT_HI 0x004a40d0 /* Descriptor 26 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_WRITE_PORT_LO 0x004a40d4 /* Descriptor 26 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_WRITE_PORT_HI 0x004a40d8 /* Descriptor 27 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_WRITE_PORT_LO 0x004a40dc /* Descriptor 27 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_WRITE_PORT_HI 0x004a40e0 /* Descriptor 28 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_WRITE_PORT_LO 0x004a40e4 /* Descriptor 28 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_WRITE_PORT_HI 0x004a40e8 /* Descriptor 29 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_WRITE_PORT_LO 0x004a40ec /* Descriptor 29 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_WRITE_PORT_HI 0x004a40f0 /* Descriptor 30 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_WRITE_PORT_LO 0x004a40f4 /* Descriptor 30 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_WRITE_PORT_HI 0x004a40f8 /* Descriptor 31 write port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_WRITE_PORT_LO 0x004a40fc /* Descriptor 31 write port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_READ_PORT_HI 0x004a4100 /* Descriptor 0 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_READ_PORT_LO 0x004a4104 /* Descriptor 0 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_READ_PORT_HI 0x004a4108 /* Descriptor 1 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_READ_PORT_LO 0x004a410c /* Descriptor 1 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_READ_PORT_HI 0x004a4110 /* Descriptor 2 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_READ_PORT_LO 0x004a4114 /* Descriptor 2 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_READ_PORT_HI 0x004a4118 /* Descriptor 3 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_READ_PORT_LO 0x004a411c /* Descriptor 3 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_READ_PORT_HI 0x004a4120 /* Descriptor 4 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_READ_PORT_LO 0x004a4124 /* Descriptor 4 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_READ_PORT_HI 0x004a4128 /* Descriptor 5 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_READ_PORT_LO 0x004a412c /* Descriptor 5 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_READ_PORT_HI 0x004a4130 /* Descriptor 6 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_READ_PORT_LO 0x004a4134 /* Descriptor 6 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_READ_PORT_HI 0x004a4138 /* Descriptor 7 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_READ_PORT_LO 0x004a413c /* Descriptor 7 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_READ_PORT_HI 0x004a4140 /* Descriptor 8 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_READ_PORT_LO 0x004a4144 /* Descriptor 8 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_READ_PORT_HI 0x004a4148 /* Descriptor 9 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_READ_PORT_LO 0x004a414c /* Descriptor 9 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_READ_PORT_HI 0x004a4150 /* Descriptor 10 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_READ_PORT_LO 0x004a4154 /* Descriptor 10 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_READ_PORT_HI 0x004a4158 /* Descriptor 11 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_READ_PORT_LO 0x004a415c /* Descriptor 11 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_READ_PORT_HI 0x004a4160 /* Descriptor 12 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_READ_PORT_LO 0x004a4164 /* Descriptor 12 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_READ_PORT_HI 0x004a4168 /* Descriptor 13 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_READ_PORT_LO 0x004a416c /* Descriptor 13 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_READ_PORT_HI 0x004a4170 /* Descriptor 14 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_READ_PORT_LO 0x004a4174 /* Descriptor 14 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_READ_PORT_HI 0x004a4178 /* Descriptor 15 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_READ_PORT_LO 0x004a417c /* Descriptor 15 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_READ_PORT_HI 0x004a4180 /* Descriptor 16 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_READ_PORT_LO 0x004a4184 /* Descriptor 16 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_READ_PORT_HI 0x004a4188 /* Descriptor 17 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_READ_PORT_LO 0x004a418c /* Descriptor 17 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_READ_PORT_HI 0x004a4190 /* Descriptor 18 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_READ_PORT_LO 0x004a4194 /* Descriptor 18 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_READ_PORT_HI 0x004a4198 /* Descriptor 19 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_READ_PORT_LO 0x004a419c /* Descriptor 19 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_READ_PORT_HI 0x004a41a0 /* Descriptor 20 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_READ_PORT_LO 0x004a41a4 /* Descriptor 20 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_READ_PORT_HI 0x004a41a8 /* Descriptor 21 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_READ_PORT_LO 0x004a41ac /* Descriptor 21 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_READ_PORT_HI 0x004a41b0 /* Descriptor 22 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_READ_PORT_LO 0x004a41b4 /* Descriptor 22 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_READ_PORT_HI 0x004a41b8 /* Descriptor 23 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_READ_PORT_LO 0x004a41bc /* Descriptor 23 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_READ_PORT_HI 0x004a41c0 /* Descriptor 24 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_READ_PORT_LO 0x004a41c4 /* Descriptor 24 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_READ_PORT_HI 0x004a41c8 /* Descriptor 25 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_READ_PORT_LO 0x004a41cc /* Descriptor 25 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_READ_PORT_HI 0x004a41d0 /* Descriptor 26 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_READ_PORT_LO 0x004a41d4 /* Descriptor 26 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_READ_PORT_HI 0x004a41d8 /* Descriptor 27 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_READ_PORT_LO 0x004a41dc /* Descriptor 27 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_READ_PORT_HI 0x004a41e0 /* Descriptor 28 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_READ_PORT_LO 0x004a41e4 /* Descriptor 28 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_READ_PORT_HI 0x004a41e8 /* Descriptor 29 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_READ_PORT_LO 0x004a41ec /* Descriptor 29 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_READ_PORT_HI 0x004a41f0 /* Descriptor 30 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_READ_PORT_LO 0x004a41f4 /* Descriptor 30 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_READ_PORT_HI 0x004a41f8 /* Descriptor 31 read port high */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_READ_PORT_LO 0x004a41fc /* Descriptor 31 read port low */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_READ_PORT_CMD 0x004a4200 /* Descriptor 0 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_READ_PORT_CMD 0x004a4204 /* Descriptor 1 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_READ_PORT_CMD 0x004a4208 /* Descriptor 2 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_READ_PORT_CMD 0x004a420c /* Descriptor 3 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_READ_PORT_CMD 0x004a4210 /* Descriptor 4 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_READ_PORT_CMD 0x004a4214 /* Descriptor 5 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_READ_PORT_CMD 0x004a4218 /* Descriptor 6 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_READ_PORT_CMD 0x004a421c /* Descriptor 7 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_READ_PORT_CMD 0x004a4220 /* Descriptor 8 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_READ_PORT_CMD 0x004a4224 /* Descriptor 9 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_READ_PORT_CMD 0x004a4228 /* Descriptor 10 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_READ_PORT_CMD 0x004a422c /* Descriptor 11 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_READ_PORT_CMD 0x004a4230 /* Descriptor 12 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_READ_PORT_CMD 0x004a4234 /* Descriptor 13 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_READ_PORT_CMD 0x004a4238 /* Descriptor 14 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_READ_PORT_CMD 0x004a423c /* Descriptor 15 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_READ_PORT_CMD 0x004a4240 /* Descriptor 16 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_READ_PORT_CMD 0x004a4244 /* Descriptor 17 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_READ_PORT_CMD 0x004a4248 /* Descriptor 18 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_READ_PORT_CMD 0x004a424c /* Descriptor 19 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_READ_PORT_CMD 0x004a4250 /* Descriptor 20 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_READ_PORT_CMD 0x004a4254 /* Descriptor 21 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_READ_PORT_CMD 0x004a4258 /* Descriptor 22 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_READ_PORT_CMD 0x004a425c /* Descriptor 23 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_READ_PORT_CMD 0x004a4260 /* Descriptor 24 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_READ_PORT_CMD 0x004a4264 /* Descriptor 25 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_READ_PORT_CMD 0x004a4268 /* Descriptor 26 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_READ_PORT_CMD 0x004a426c /* Descriptor 27 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_READ_PORT_CMD 0x004a4270 /* Descriptor 28 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_READ_PORT_CMD 0x004a4274 /* Descriptor 29 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_READ_PORT_CMD 0x004a4278 /* Descriptor 30 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_READ_PORT_CMD 0x004a427c /* Descriptor 31 read port command */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR 0x004a4280 /* TDMA Descriptor Ring 0 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_COUNT  0x004a4284 /* TDMA Descriptor Ring 0 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD 0x004a4288 /* TDMA Descriptor Ring 0 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL 0x004a428c /* TDMA Descriptor Ring 0 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX 0x004a4290 /* TDMA Descriptor Ring 0 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING 0x004a4294 /* TDMA Descriptor Ring 0 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID 0x004a4298 /* TDMA Descriptor Ring 0 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR 0x004a429c /* TDMA Descriptor Ring 1 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_COUNT  0x004a42a0 /* TDMA Descriptor Ring 1 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD 0x004a42a4 /* TDMA Descriptor Ring 1 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL 0x004a42a8 /* TDMA Descriptor Ring 1 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX 0x004a42ac /* TDMA Descriptor Ring 1 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING 0x004a42b0 /* TDMA Descriptor Ring 1 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID 0x004a42b4 /* TDMA Descriptor Ring 1 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR 0x004a42b8 /* TDMA Descriptor Ring 2 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_COUNT  0x004a42bc /* TDMA Descriptor Ring 2 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD 0x004a42c0 /* TDMA Descriptor Ring 2 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL 0x004a42c4 /* TDMA Descriptor Ring 2 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX 0x004a42c8 /* TDMA Descriptor Ring 2 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING 0x004a42cc /* TDMA Descriptor Ring 2 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID 0x004a42d0 /* TDMA Descriptor Ring 2 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR 0x004a42d4 /* TDMA Descriptor Ring 3 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_COUNT  0x004a42d8 /* TDMA Descriptor Ring 3 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD 0x004a42dc /* TDMA Descriptor Ring 3 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL 0x004a42e0 /* TDMA Descriptor Ring 3 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX 0x004a42e4 /* TDMA Descriptor Ring 3 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING 0x004a42e8 /* TDMA Descriptor Ring 3 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID 0x004a42ec /* TDMA Descriptor Ring 3 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR 0x004a42f0 /* TDMA Descriptor Ring 4 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_COUNT  0x004a42f4 /* TDMA Descriptor Ring 4 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD 0x004a42f8 /* TDMA Descriptor Ring 4 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL 0x004a42fc /* TDMA Descriptor Ring 4 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX 0x004a4300 /* TDMA Descriptor Ring 4 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING 0x004a4304 /* TDMA Descriptor Ring 4 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID 0x004a4308 /* TDMA Descriptor Ring 4 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR 0x004a430c /* TDMA Descriptor Ring 5 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_COUNT  0x004a4310 /* TDMA Descriptor Ring 5 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD 0x004a4314 /* TDMA Descriptor Ring 5 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL 0x004a4318 /* TDMA Descriptor Ring 5 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX 0x004a431c /* TDMA Descriptor Ring 5 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING 0x004a4320 /* TDMA Descriptor Ring 5 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID 0x004a4324 /* TDMA Descriptor Ring 5 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR 0x004a4328 /* TDMA Descriptor Ring 6 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_COUNT  0x004a432c /* TDMA Descriptor Ring 6 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD 0x004a4330 /* TDMA Descriptor Ring 6 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL 0x004a4334 /* TDMA Descriptor Ring 6 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX 0x004a4338 /* TDMA Descriptor Ring 6 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING 0x004a433c /* TDMA Descriptor Ring 6 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID 0x004a4340 /* TDMA Descriptor Ring 6 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR 0x004a4344 /* TDMA Descriptor Ring 7 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_COUNT  0x004a4348 /* TDMA Descriptor Ring 7 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD 0x004a434c /* TDMA Descriptor Ring 7 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL 0x004a4350 /* TDMA Descriptor Ring 7 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX 0x004a4354 /* TDMA Descriptor Ring 7 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING 0x004a4358 /* TDMA Descriptor Ring 7 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID 0x004a435c /* TDMA Descriptor Ring 7 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR 0x004a4360 /* TDMA Descriptor Ring 8 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_COUNT  0x004a4364 /* TDMA Descriptor Ring 8 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD 0x004a4368 /* TDMA Descriptor Ring 8 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL 0x004a436c /* TDMA Descriptor Ring 8 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX 0x004a4370 /* TDMA Descriptor Ring 8 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING 0x004a4374 /* TDMA Descriptor Ring 8 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID 0x004a4378 /* TDMA Descriptor Ring 8 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR 0x004a437c /* TDMA Descriptor Ring 9 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_COUNT  0x004a4380 /* TDMA Descriptor Ring 9 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD 0x004a4384 /* TDMA Descriptor Ring 9 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL 0x004a4388 /* TDMA Descriptor Ring 9 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX 0x004a438c /* TDMA Descriptor Ring 9 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING 0x004a4390 /* TDMA Descriptor Ring 9 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID 0x004a4394 /* TDMA Descriptor Ring 9 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR 0x004a4398 /* TDMA Descriptor Ring 10 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_COUNT  0x004a439c /* TDMA Descriptor Ring 10 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD 0x004a43a0 /* TDMA Descriptor Ring 10 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL 0x004a43a4 /* TDMA Descriptor Ring 10 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX 0x004a43a8 /* TDMA Descriptor Ring 10 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING 0x004a43ac /* TDMA Descriptor Ring 10 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID 0x004a43b0 /* TDMA Descriptor Ring 10 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR 0x004a43b4 /* TDMA Descriptor Ring 11 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_COUNT  0x004a43b8 /* TDMA Descriptor Ring 11 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD 0x004a43bc /* TDMA Descriptor Ring 11 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL 0x004a43c0 /* TDMA Descriptor Ring 11 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX 0x004a43c4 /* TDMA Descriptor Ring 11 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING 0x004a43c8 /* TDMA Descriptor Ring 11 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID 0x004a43cc /* TDMA Descriptor Ring 11 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR 0x004a43d0 /* TDMA Descriptor Ring 12 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_COUNT  0x004a43d4 /* TDMA Descriptor Ring 12 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD 0x004a43d8 /* TDMA Descriptor Ring 12 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL 0x004a43dc /* TDMA Descriptor Ring 12 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX 0x004a43e0 /* TDMA Descriptor Ring 12 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING 0x004a43e4 /* TDMA Descriptor Ring 12 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID 0x004a43e8 /* TDMA Descriptor Ring 12 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR 0x004a43ec /* TDMA Descriptor Ring 13 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_COUNT  0x004a43f0 /* TDMA Descriptor Ring 13 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD 0x004a43f4 /* TDMA Descriptor Ring 13 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL 0x004a43f8 /* TDMA Descriptor Ring 13 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX 0x004a43fc /* TDMA Descriptor Ring 13 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING 0x004a4400 /* TDMA Descriptor Ring 13 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID 0x004a4404 /* TDMA Descriptor Ring 13 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR 0x004a4408 /* TDMA Descriptor Ring 14 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_COUNT  0x004a440c /* TDMA Descriptor Ring 14 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD 0x004a4410 /* TDMA Descriptor Ring 14 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL 0x004a4414 /* TDMA Descriptor Ring 14 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX 0x004a4418 /* TDMA Descriptor Ring 14 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING 0x004a441c /* TDMA Descriptor Ring 14 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID 0x004a4420 /* TDMA Descriptor Ring 14 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR 0x004a4424 /* TDMA Descriptor Ring 15 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_COUNT  0x004a4428 /* TDMA Descriptor Ring 15 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD 0x004a442c /* TDMA Descriptor Ring 15 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL 0x004a4430 /* TDMA Descriptor Ring 15 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX 0x004a4434 /* TDMA Descriptor Ring 15 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING 0x004a4438 /* TDMA Descriptor Ring 15 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID 0x004a443c /* TDMA Descriptor Ring 15 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR 0x004a4440 /* TDMA Descriptor Ring 16 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_COUNT  0x004a4444 /* TDMA Descriptor Ring 16 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAX_HYST_THRESHOLD 0x004a4448 /* TDMA Descriptor Ring 16 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL 0x004a444c /* TDMA Descriptor Ring 16 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PRODUCER_CONSUMER_INDEX 0x004a4450 /* TDMA Descriptor Ring 16 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING 0x004a4454 /* TDMA Descriptor Ring 16 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID 0x004a4458 /* TDMA Descriptor Ring 16 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR 0x004a445c /* TDMA Descriptor Ring 17 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_COUNT  0x004a4460 /* TDMA Descriptor Ring 17 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAX_HYST_THRESHOLD 0x004a4464 /* TDMA Descriptor Ring 17 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL 0x004a4468 /* TDMA Descriptor Ring 17 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PRODUCER_CONSUMER_INDEX 0x004a446c /* TDMA Descriptor Ring 17 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING 0x004a4470 /* TDMA Descriptor Ring 17 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID 0x004a4474 /* TDMA Descriptor Ring 17 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR 0x004a4478 /* TDMA Descriptor Ring 18 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_COUNT  0x004a447c /* TDMA Descriptor Ring 18 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAX_HYST_THRESHOLD 0x004a4480 /* TDMA Descriptor Ring 18 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL 0x004a4484 /* TDMA Descriptor Ring 18 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PRODUCER_CONSUMER_INDEX 0x004a4488 /* TDMA Descriptor Ring 18 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING 0x004a448c /* TDMA Descriptor Ring 18 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID 0x004a4490 /* TDMA Descriptor Ring 18 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR 0x004a4494 /* TDMA Descriptor Ring 19 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_COUNT  0x004a4498 /* TDMA Descriptor Ring 19 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAX_HYST_THRESHOLD 0x004a449c /* TDMA Descriptor Ring 19 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL 0x004a44a0 /* TDMA Descriptor Ring 19 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PRODUCER_CONSUMER_INDEX 0x004a44a4 /* TDMA Descriptor Ring 19 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING 0x004a44a8 /* TDMA Descriptor Ring 19 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID 0x004a44ac /* TDMA Descriptor Ring 19 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR 0x004a44b0 /* TDMA Descriptor Ring 20 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_COUNT  0x004a44b4 /* TDMA Descriptor Ring 20 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAX_HYST_THRESHOLD 0x004a44b8 /* TDMA Descriptor Ring 20 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL 0x004a44bc /* TDMA Descriptor Ring 20 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PRODUCER_CONSUMER_INDEX 0x004a44c0 /* TDMA Descriptor Ring 20 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING 0x004a44c4 /* TDMA Descriptor Ring 20 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID 0x004a44c8 /* TDMA Descriptor Ring 20 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR 0x004a44cc /* TDMA Descriptor Ring 21 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_COUNT  0x004a44d0 /* TDMA Descriptor Ring 21 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAX_HYST_THRESHOLD 0x004a44d4 /* TDMA Descriptor Ring 21 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL 0x004a44d8 /* TDMA Descriptor Ring 21 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PRODUCER_CONSUMER_INDEX 0x004a44dc /* TDMA Descriptor Ring 21 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING 0x004a44e0 /* TDMA Descriptor Ring 21 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID 0x004a44e4 /* TDMA Descriptor Ring 21 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR 0x004a44e8 /* TDMA Descriptor Ring 22 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_COUNT  0x004a44ec /* TDMA Descriptor Ring 22 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAX_HYST_THRESHOLD 0x004a44f0 /* TDMA Descriptor Ring 22 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL 0x004a44f4 /* TDMA Descriptor Ring 22 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PRODUCER_CONSUMER_INDEX 0x004a44f8 /* TDMA Descriptor Ring 22 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING 0x004a44fc /* TDMA Descriptor Ring 22 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID 0x004a4500 /* TDMA Descriptor Ring 22 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR 0x004a4504 /* TDMA Descriptor Ring 23 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_COUNT  0x004a4508 /* TDMA Descriptor Ring 23 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAX_HYST_THRESHOLD 0x004a450c /* TDMA Descriptor Ring 23 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL 0x004a4510 /* TDMA Descriptor Ring 23 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PRODUCER_CONSUMER_INDEX 0x004a4514 /* TDMA Descriptor Ring 23 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING 0x004a4518 /* TDMA Descriptor Ring 23 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID 0x004a451c /* TDMA Descriptor Ring 23 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR 0x004a4520 /* TDMA Descriptor Ring 24 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_COUNT  0x004a4524 /* TDMA Descriptor Ring 24 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAX_HYST_THRESHOLD 0x004a4528 /* TDMA Descriptor Ring 24 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL 0x004a452c /* TDMA Descriptor Ring 24 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PRODUCER_CONSUMER_INDEX 0x004a4530 /* TDMA Descriptor Ring 24 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING 0x004a4534 /* TDMA Descriptor Ring 24 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID 0x004a4538 /* TDMA Descriptor Ring 24 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR 0x004a453c /* TDMA Descriptor Ring 25 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_COUNT  0x004a4540 /* TDMA Descriptor Ring 25 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAX_HYST_THRESHOLD 0x004a4544 /* TDMA Descriptor Ring 25 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL 0x004a4548 /* TDMA Descriptor Ring 25 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PRODUCER_CONSUMER_INDEX 0x004a454c /* TDMA Descriptor Ring 25 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING 0x004a4550 /* TDMA Descriptor Ring 25 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID 0x004a4554 /* TDMA Descriptor Ring 25 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR 0x004a4558 /* TDMA Descriptor Ring 26 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_COUNT  0x004a455c /* TDMA Descriptor Ring 26 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAX_HYST_THRESHOLD 0x004a4560 /* TDMA Descriptor Ring 26 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL 0x004a4564 /* TDMA Descriptor Ring 26 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PRODUCER_CONSUMER_INDEX 0x004a4568 /* TDMA Descriptor Ring 26 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING 0x004a456c /* TDMA Descriptor Ring 26 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID 0x004a4570 /* TDMA Descriptor Ring 26 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR 0x004a4574 /* TDMA Descriptor Ring 27 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_COUNT  0x004a4578 /* TDMA Descriptor Ring 27 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAX_HYST_THRESHOLD 0x004a457c /* TDMA Descriptor Ring 27 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL 0x004a4580 /* TDMA Descriptor Ring 27 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PRODUCER_CONSUMER_INDEX 0x004a4584 /* TDMA Descriptor Ring 27 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING 0x004a4588 /* TDMA Descriptor Ring 27 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID 0x004a458c /* TDMA Descriptor Ring 27 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR 0x004a4590 /* TDMA Descriptor Ring 28 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_COUNT  0x004a4594 /* TDMA Descriptor Ring 28 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAX_HYST_THRESHOLD 0x004a4598 /* TDMA Descriptor Ring 28 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL 0x004a459c /* TDMA Descriptor Ring 28 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PRODUCER_CONSUMER_INDEX 0x004a45a0 /* TDMA Descriptor Ring 28 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING 0x004a45a4 /* TDMA Descriptor Ring 28 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID 0x004a45a8 /* TDMA Descriptor Ring 28 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR 0x004a45ac /* TDMA Descriptor Ring 29 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_COUNT  0x004a45b0 /* TDMA Descriptor Ring 29 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAX_HYST_THRESHOLD 0x004a45b4 /* TDMA Descriptor Ring 29 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL 0x004a45b8 /* TDMA Descriptor Ring 29 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PRODUCER_CONSUMER_INDEX 0x004a45bc /* TDMA Descriptor Ring 29 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING 0x004a45c0 /* TDMA Descriptor Ring 29 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID 0x004a45c4 /* TDMA Descriptor Ring 29 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR 0x004a45c8 /* TDMA Descriptor Ring 30 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_COUNT  0x004a45cc /* TDMA Descriptor Ring 30 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAX_HYST_THRESHOLD 0x004a45d0 /* TDMA Descriptor Ring 30 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL 0x004a45d4 /* TDMA Descriptor Ring 30 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PRODUCER_CONSUMER_INDEX 0x004a45d8 /* TDMA Descriptor Ring 30 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING 0x004a45dc /* TDMA Descriptor Ring 30 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID 0x004a45e0 /* TDMA Descriptor Ring 30 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR 0x004a45e4 /* TDMA Descriptor Ring 31 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_COUNT  0x004a45e8 /* TDMA Descriptor Ring 31 Count Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAX_HYST_THRESHOLD 0x004a45ec /* TDMA Descriptor Ring 31 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL 0x004a45f0 /* TDMA Descriptor Ring 31 Interrupt Threshold Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PRODUCER_CONSUMER_INDEX 0x004a45f4 /* TDMA Descriptor Ring 31 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING 0x004a45f8 /* TDMA Descriptor Ring 31 Mapping Register */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID 0x004a45fc /* TDMA Descriptor Ring 31 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORT_TDMA_CONTROL             0x004a4600 /* TDMA Control Register */
#define BCHP_SYSTEMPORT_TDMA_STATUS              0x004a4604 /* TDMA Status Register */
#define BCHP_SYSTEMPORT_TDMA_SCB_BURST_SIZE      0x004a4608 /* Maximum SCB Burst Size Register */
#define BCHP_SYSTEMPORT_TDMA_OVER_MAX_THRESHOLD_STATUS 0x004a460c /* Over Max Threshold Status Register */
#define BCHP_SYSTEMPORT_TDMA_OVER_HYST_THRESHOLD_STATUS 0x004a4610 /* Over Hysteresis Threshold Status Register */
#define BCHP_SYSTEMPORT_TDMA_TPID                0x004a4614 /* TDMA TPID Register */
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_HEAD_TAIL_PTR 0x004a4618 /* TDMA Free List Head/Tail Pointer Register */
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_COUNT     0x004a461c /* TDMA Free List Count Register */
#define BCHP_SYSTEMPORT_TDMA_TIER_2_ARBITER_CTRL 0x004a4620 /* TDMA Tier 2 Arbiter Control Register */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_CTRL 0x004a4624 /* TDMA Tier 1 Arbiter 0 Control Register */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_QUEUE_ENABLE 0x004a4628 /* TDMA Tier 1 Arbiter 0 Queue Enable Register */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_CTRL 0x004a462c /* TDMA Tier 1 Arbiter 1 Control Register */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_QUEUE_ENABLE 0x004a4630 /* TDMA Tier 1 Arbiter 1 Queue Enable Register */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_CTRL 0x004a4634 /* TDMA Tier 1 Arbiter 2 Control Register */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_QUEUE_ENABLE 0x004a4638 /* TDMA Tier 1 Arbiter 2 Queue Enable Register */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_CTRL 0x004a463c /* TDMA Tier 1 Arbiter 3 Control Register */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_QUEUE_ENABLE 0x004a4640 /* TDMA Tier 1 Arbiter 3 Queue Enable Register */
#define BCHP_SYSTEMPORT_TDMA_SCB_ENDIAN_OVERRIDE 0x004a4644 /* TDMA SCB Endianes Override Register */
#define BCHP_SYSTEMPORT_TDMA_TEST                0x004a4648 /* TEST Register */
#define BCHP_SYSTEMPORT_TDMA_DEBUG               0x004a464c /* Debug Register */

/***************************************************************************
 *DESCRIPTOR_00_WRITE_PORT_HI - Descriptor 0 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_00_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_00_WRITE_PORT_LO - Descriptor 0 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_00_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_01_WRITE_PORT_HI - Descriptor 1 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_01_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_01_WRITE_PORT_LO - Descriptor 1 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_01_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_02_WRITE_PORT_HI - Descriptor 2 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_02_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_02_WRITE_PORT_LO - Descriptor 2 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_02_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_03_WRITE_PORT_HI - Descriptor 3 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_03_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_03_WRITE_PORT_LO - Descriptor 3 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_03_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_04_WRITE_PORT_HI - Descriptor 4 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_04_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_04_WRITE_PORT_LO - Descriptor 4 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_04_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_05_WRITE_PORT_HI - Descriptor 5 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_05_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_05_WRITE_PORT_LO - Descriptor 5 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_05_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_06_WRITE_PORT_HI - Descriptor 6 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_06_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_06_WRITE_PORT_LO - Descriptor 6 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_06_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_07_WRITE_PORT_HI - Descriptor 7 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_07_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_07_WRITE_PORT_LO - Descriptor 7 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_07_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_08_WRITE_PORT_HI - Descriptor 8 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_08_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_08_WRITE_PORT_LO - Descriptor 8 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_08_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_09_WRITE_PORT_HI - Descriptor 9 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_09_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_09_WRITE_PORT_LO - Descriptor 9 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_09_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_10_WRITE_PORT_HI - Descriptor 10 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_10_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_10_WRITE_PORT_LO - Descriptor 10 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_10_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_11_WRITE_PORT_HI - Descriptor 11 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_11_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_11_WRITE_PORT_LO - Descriptor 11 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_11_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_12_WRITE_PORT_HI - Descriptor 12 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_12_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_12_WRITE_PORT_LO - Descriptor 12 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_12_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_13_WRITE_PORT_HI - Descriptor 13 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_13_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_13_WRITE_PORT_LO - Descriptor 13 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_13_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_14_WRITE_PORT_HI - Descriptor 14 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_14_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_14_WRITE_PORT_LO - Descriptor 14 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_14_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_15_WRITE_PORT_HI - Descriptor 15 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_15_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_15_WRITE_PORT_LO - Descriptor 15 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_15_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_16_WRITE_PORT_HI - Descriptor 16 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_16_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_16_WRITE_PORT_LO - Descriptor 16 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_16_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_17_WRITE_PORT_HI - Descriptor 17 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_17_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_17_WRITE_PORT_LO - Descriptor 17 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_17_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_18_WRITE_PORT_HI - Descriptor 18 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_18_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_18_WRITE_PORT_LO - Descriptor 18 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_18_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_19_WRITE_PORT_HI - Descriptor 19 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_19_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_19_WRITE_PORT_LO - Descriptor 19 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_19_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_20_WRITE_PORT_HI - Descriptor 20 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_20_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_20_WRITE_PORT_LO - Descriptor 20 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_20_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_21_WRITE_PORT_HI - Descriptor 21 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_21_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_21_WRITE_PORT_LO - Descriptor 21 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_21_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_22_WRITE_PORT_HI - Descriptor 22 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_22_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_22_WRITE_PORT_LO - Descriptor 22 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_22_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_23_WRITE_PORT_HI - Descriptor 23 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_23_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_23_WRITE_PORT_LO - Descriptor 23 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_23_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_24_WRITE_PORT_HI - Descriptor 24 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_24_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_24_WRITE_PORT_LO - Descriptor 24 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_24_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_25_WRITE_PORT_HI - Descriptor 25 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_25_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_25_WRITE_PORT_LO - Descriptor 25 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_25_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_26_WRITE_PORT_HI - Descriptor 26 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_26_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_26_WRITE_PORT_LO - Descriptor 26 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_26_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_27_WRITE_PORT_HI - Descriptor 27 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_27_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_27_WRITE_PORT_LO - Descriptor 27 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_27_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_28_WRITE_PORT_HI - Descriptor 28 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_28_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_28_WRITE_PORT_LO - Descriptor 28 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_28_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_29_WRITE_PORT_HI - Descriptor 29 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_29_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_29_WRITE_PORT_LO - Descriptor 29 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_29_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_30_WRITE_PORT_HI - Descriptor 30 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_30_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_30_WRITE_PORT_LO - Descriptor 30 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_30_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_31_WRITE_PORT_HI - Descriptor 31 write port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_31_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_31_WRITE_PORT_LO - Descriptor 31 write port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_31_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_00_READ_PORT_HI - Descriptor 0 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_00_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_00_READ_PORT_LO - Descriptor 0 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_00_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_01_READ_PORT_HI - Descriptor 1 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_01_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_01_READ_PORT_LO - Descriptor 1 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_01_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_02_READ_PORT_HI - Descriptor 2 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_02_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_02_READ_PORT_LO - Descriptor 2 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_02_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_03_READ_PORT_HI - Descriptor 3 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_03_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_03_READ_PORT_LO - Descriptor 3 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_03_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_04_READ_PORT_HI - Descriptor 4 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_04_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_04_READ_PORT_LO - Descriptor 4 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_04_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_05_READ_PORT_HI - Descriptor 5 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_05_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_05_READ_PORT_LO - Descriptor 5 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_05_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_06_READ_PORT_HI - Descriptor 6 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_06_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_06_READ_PORT_LO - Descriptor 6 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_06_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_07_READ_PORT_HI - Descriptor 7 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_07_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_07_READ_PORT_LO - Descriptor 7 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_07_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_08_READ_PORT_HI - Descriptor 8 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_08_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_08_READ_PORT_LO - Descriptor 8 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_08_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_09_READ_PORT_HI - Descriptor 9 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_09_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_09_READ_PORT_LO - Descriptor 9 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_09_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_10_READ_PORT_HI - Descriptor 10 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_10_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_10_READ_PORT_LO - Descriptor 10 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_10_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_11_READ_PORT_HI - Descriptor 11 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_11_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_11_READ_PORT_LO - Descriptor 11 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_11_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_12_READ_PORT_HI - Descriptor 12 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_12_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_12_READ_PORT_LO - Descriptor 12 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_12_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_13_READ_PORT_HI - Descriptor 13 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_13_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_13_READ_PORT_LO - Descriptor 13 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_13_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_14_READ_PORT_HI - Descriptor 14 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_14_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_14_READ_PORT_LO - Descriptor 14 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_14_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_15_READ_PORT_HI - Descriptor 15 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_15_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_15_READ_PORT_LO - Descriptor 15 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_15_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_16_READ_PORT_HI - Descriptor 16 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_16_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_16_READ_PORT_LO - Descriptor 16 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_16_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_17_READ_PORT_HI - Descriptor 17 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_17_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_17_READ_PORT_LO - Descriptor 17 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_17_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_18_READ_PORT_HI - Descriptor 18 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_18_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_18_READ_PORT_LO - Descriptor 18 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_18_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_19_READ_PORT_HI - Descriptor 19 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_19_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_19_READ_PORT_LO - Descriptor 19 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_19_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_20_READ_PORT_HI - Descriptor 20 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_20_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_20_READ_PORT_LO - Descriptor 20 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_20_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_21_READ_PORT_HI - Descriptor 21 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_21_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_21_READ_PORT_LO - Descriptor 21 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_21_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_22_READ_PORT_HI - Descriptor 22 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_22_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_22_READ_PORT_LO - Descriptor 22 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_22_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_23_READ_PORT_HI - Descriptor 23 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_23_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_23_READ_PORT_LO - Descriptor 23 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_23_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_24_READ_PORT_HI - Descriptor 24 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_24_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_24_READ_PORT_LO - Descriptor 24 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_24_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_25_READ_PORT_HI - Descriptor 25 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_25_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_25_READ_PORT_LO - Descriptor 25 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_25_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_26_READ_PORT_HI - Descriptor 26 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_26_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_26_READ_PORT_LO - Descriptor 26 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_26_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_27_READ_PORT_HI - Descriptor 27 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_27_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_27_READ_PORT_LO - Descriptor 27 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_27_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_28_READ_PORT_HI - Descriptor 28 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_28_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_28_READ_PORT_LO - Descriptor 28 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_28_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_29_READ_PORT_HI - Descriptor 29 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_29_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_29_READ_PORT_LO - Descriptor 29 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_29_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_30_READ_PORT_HI - Descriptor 30 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_30_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_30_READ_PORT_LO - Descriptor 30 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_30_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_31_READ_PORT_HI - Descriptor 31 read port high
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_31_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_31_READ_PORT_LO - Descriptor 31 read port low
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_31_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_00_READ_PORT_CMD - Descriptor 0 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_00_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_00_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_00_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_01_READ_PORT_CMD - Descriptor 1 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_01_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_01_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_01_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_02_READ_PORT_CMD - Descriptor 2 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_02_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_02_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_02_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_03_READ_PORT_CMD - Descriptor 3 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_03_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_03_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_03_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_04_READ_PORT_CMD - Descriptor 4 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_04_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_04_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_04_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_05_READ_PORT_CMD - Descriptor 5 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_05_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_05_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_05_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_06_READ_PORT_CMD - Descriptor 6 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_06_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_06_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_06_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_07_READ_PORT_CMD - Descriptor 7 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_07_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_07_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_07_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_08_READ_PORT_CMD - Descriptor 8 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_08_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_08_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_08_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_09_READ_PORT_CMD - Descriptor 9 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_09_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_09_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_09_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_10_READ_PORT_CMD - Descriptor 10 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_10_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_10_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_10_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_11_READ_PORT_CMD - Descriptor 11 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_11_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_11_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_11_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_12_READ_PORT_CMD - Descriptor 12 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_12_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_12_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_12_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_13_READ_PORT_CMD - Descriptor 13 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_13_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_13_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_13_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_14_READ_PORT_CMD - Descriptor 14 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_14_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_14_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_14_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_15_READ_PORT_CMD - Descriptor 15 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_15_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_15_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_15_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_16_READ_PORT_CMD - Descriptor 16 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_16_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_16_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_16_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_17_READ_PORT_CMD - Descriptor 17 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_17_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_17_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_17_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_18_READ_PORT_CMD - Descriptor 18 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_18_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_18_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_18_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_19_READ_PORT_CMD - Descriptor 19 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_19_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_19_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_19_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_20_READ_PORT_CMD - Descriptor 20 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_20_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_20_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_20_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_21_READ_PORT_CMD - Descriptor 21 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_21_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_21_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_21_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_22_READ_PORT_CMD - Descriptor 22 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_22_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_22_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_22_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_23_READ_PORT_CMD - Descriptor 23 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_23_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_23_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_23_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_24_READ_PORT_CMD - Descriptor 24 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_24_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_24_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_24_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_25_READ_PORT_CMD - Descriptor 25 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_25_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_25_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_25_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_26_READ_PORT_CMD - Descriptor 26 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_26_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_26_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_26_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_27_READ_PORT_CMD - Descriptor 27 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_27_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_27_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_27_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_28_READ_PORT_CMD - Descriptor 28 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_28_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_28_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_28_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_29_READ_PORT_CMD - Descriptor 29 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_29_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_29_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_29_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_30_READ_PORT_CMD - Descriptor 30 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_30_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_30_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_30_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_31_READ_PORT_CMD - Descriptor 31 read port command
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESCRIPTOR_31_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORT_TDMA :: DESCRIPTOR_31_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_DESCRIPTOR_31_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESC_RING_00_HEAD_TAIL_PTR - TDMA Descriptor Ring 0 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_00_COUNT - TDMA Descriptor Ring 0 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_00_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_00_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_00_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 0 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_00_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_00_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_00_INTR_CONTROL - TDMA Descriptor Ring 0 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_00_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_00_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_00_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 0 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_00_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_00_MAPPING - TDMA Descriptor Ring 0 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_00_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_00_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_00_PCP_DEI_VID - TDMA Descriptor Ring 0 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_00_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_00_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_00_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_00_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_01_HEAD_TAIL_PTR - TDMA Descriptor Ring 1 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_01_COUNT - TDMA Descriptor Ring 1 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_01_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_01_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_01_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 1 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_01_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_01_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_01_INTR_CONTROL - TDMA Descriptor Ring 1 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_01_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_01_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_01_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 1 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_01_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_01_MAPPING - TDMA Descriptor Ring 1 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_01_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_01_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_01_PCP_DEI_VID - TDMA Descriptor Ring 1 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_01_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_01_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_01_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_01_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_02_HEAD_TAIL_PTR - TDMA Descriptor Ring 2 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_02_COUNT - TDMA Descriptor Ring 2 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_02_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_02_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_02_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 2 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_02_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_02_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_02_INTR_CONTROL - TDMA Descriptor Ring 2 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_02_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_02_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_02_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 2 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_02_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_02_MAPPING - TDMA Descriptor Ring 2 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_02_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_02_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_02_PCP_DEI_VID - TDMA Descriptor Ring 2 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_02_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_02_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_02_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_02_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_03_HEAD_TAIL_PTR - TDMA Descriptor Ring 3 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_03_COUNT - TDMA Descriptor Ring 3 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_03_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_03_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_03_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 3 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_03_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_03_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_03_INTR_CONTROL - TDMA Descriptor Ring 3 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_03_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_03_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_03_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 3 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_03_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_03_MAPPING - TDMA Descriptor Ring 3 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_03_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_03_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_03_PCP_DEI_VID - TDMA Descriptor Ring 3 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_03_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_03_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_03_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_03_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_04_HEAD_TAIL_PTR - TDMA Descriptor Ring 4 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_04_COUNT - TDMA Descriptor Ring 4 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_04_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_04_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_04_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 4 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_04_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_04_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_04_INTR_CONTROL - TDMA Descriptor Ring 4 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_04_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_04_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_04_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 4 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_04_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_04_MAPPING - TDMA Descriptor Ring 4 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_04_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_04_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_04_PCP_DEI_VID - TDMA Descriptor Ring 4 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_04_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_04_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_04_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_04_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_05_HEAD_TAIL_PTR - TDMA Descriptor Ring 5 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_05_COUNT - TDMA Descriptor Ring 5 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_05_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_05_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_05_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 5 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_05_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_05_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_05_INTR_CONTROL - TDMA Descriptor Ring 5 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_05_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_05_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_05_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 5 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_05_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_05_MAPPING - TDMA Descriptor Ring 5 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_05_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_05_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_05_PCP_DEI_VID - TDMA Descriptor Ring 5 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_05_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_05_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_05_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_05_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_06_HEAD_TAIL_PTR - TDMA Descriptor Ring 6 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_06_COUNT - TDMA Descriptor Ring 6 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_06_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_06_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_06_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 6 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_06_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_06_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_06_INTR_CONTROL - TDMA Descriptor Ring 6 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_06_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_06_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_06_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 6 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_06_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_06_MAPPING - TDMA Descriptor Ring 6 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_06_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_06_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_06_PCP_DEI_VID - TDMA Descriptor Ring 6 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_06_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_06_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_06_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_06_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_07_HEAD_TAIL_PTR - TDMA Descriptor Ring 7 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_07_COUNT - TDMA Descriptor Ring 7 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_07_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_07_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_07_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 7 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_07_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_07_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_07_INTR_CONTROL - TDMA Descriptor Ring 7 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_07_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_07_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_07_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 7 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_07_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_07_MAPPING - TDMA Descriptor Ring 7 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_07_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_07_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_07_PCP_DEI_VID - TDMA Descriptor Ring 7 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_07_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_07_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_07_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_07_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_08_HEAD_TAIL_PTR - TDMA Descriptor Ring 8 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_08_COUNT - TDMA Descriptor Ring 8 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_08_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_08_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_08_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 8 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_08_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_08_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_08_INTR_CONTROL - TDMA Descriptor Ring 8 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_08_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_08_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_08_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 8 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_08_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_08_MAPPING - TDMA Descriptor Ring 8 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_08_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_08_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_08_PCP_DEI_VID - TDMA Descriptor Ring 8 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_08_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_08_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_08_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_08_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_09_HEAD_TAIL_PTR - TDMA Descriptor Ring 9 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_09_COUNT - TDMA Descriptor Ring 9 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_09_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_09_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_09_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 9 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_09_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_09_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_09_INTR_CONTROL - TDMA Descriptor Ring 9 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_09_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_09_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_09_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 9 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_09_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_09_MAPPING - TDMA Descriptor Ring 9 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_09_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_09_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_09_PCP_DEI_VID - TDMA Descriptor Ring 9 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_09_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_09_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_09_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_09_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_10_HEAD_TAIL_PTR - TDMA Descriptor Ring 10 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_10_COUNT - TDMA Descriptor Ring 10 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_10_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_10_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_10_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 10 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_10_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_10_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_10_INTR_CONTROL - TDMA Descriptor Ring 10 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_10_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_10_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_10_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 10 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_10_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_10_MAPPING - TDMA Descriptor Ring 10 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_10_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_10_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_10_PCP_DEI_VID - TDMA Descriptor Ring 10 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_10_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_10_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_10_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_10_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_11_HEAD_TAIL_PTR - TDMA Descriptor Ring 11 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_11_COUNT - TDMA Descriptor Ring 11 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_11_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_11_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_11_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 11 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_11_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_11_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_11_INTR_CONTROL - TDMA Descriptor Ring 11 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_11_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_11_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_11_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 11 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_11_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_11_MAPPING - TDMA Descriptor Ring 11 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_11_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_11_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_11_PCP_DEI_VID - TDMA Descriptor Ring 11 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_11_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_11_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_11_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_11_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_12_HEAD_TAIL_PTR - TDMA Descriptor Ring 12 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_12_COUNT - TDMA Descriptor Ring 12 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_12_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_12_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_12_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 12 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_12_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_12_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_12_INTR_CONTROL - TDMA Descriptor Ring 12 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_12_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_12_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_12_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 12 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_12_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_12_MAPPING - TDMA Descriptor Ring 12 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_12_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_12_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_12_PCP_DEI_VID - TDMA Descriptor Ring 12 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_12_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_12_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_12_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_12_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_13_HEAD_TAIL_PTR - TDMA Descriptor Ring 13 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_13_COUNT - TDMA Descriptor Ring 13 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_13_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_13_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_13_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 13 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_13_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_13_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_13_INTR_CONTROL - TDMA Descriptor Ring 13 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_13_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_13_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_13_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 13 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_13_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_13_MAPPING - TDMA Descriptor Ring 13 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_13_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_13_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_13_PCP_DEI_VID - TDMA Descriptor Ring 13 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_13_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_13_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_13_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_13_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_14_HEAD_TAIL_PTR - TDMA Descriptor Ring 14 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_14_COUNT - TDMA Descriptor Ring 14 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_14_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_14_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_14_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 14 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_14_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_14_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_14_INTR_CONTROL - TDMA Descriptor Ring 14 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_14_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_14_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_14_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 14 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_14_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_14_MAPPING - TDMA Descriptor Ring 14 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_14_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_14_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_14_PCP_DEI_VID - TDMA Descriptor Ring 14 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_14_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_14_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_14_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_14_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_15_HEAD_TAIL_PTR - TDMA Descriptor Ring 15 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_15_COUNT - TDMA Descriptor Ring 15 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_15_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_15_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_15_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 15 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_15_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_15_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_15_INTR_CONTROL - TDMA Descriptor Ring 15 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_15_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_15_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_15_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 15 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_15_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_15_MAPPING - TDMA Descriptor Ring 15 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_15_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_15_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_15_PCP_DEI_VID - TDMA Descriptor Ring 15 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_15_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_15_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_15_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_15_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_16_HEAD_TAIL_PTR - TDMA Descriptor Ring 16 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_16_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_16_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_16_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_16_COUNT - TDMA Descriptor Ring 16 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_16_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_16_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_16_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 16 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_16_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_16_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_16_INTR_CONTROL - TDMA Descriptor Ring 16 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_16_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_16_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_16_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 16 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_16_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_16_MAPPING - TDMA Descriptor Ring 16 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_16_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_16_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_16_PCP_DEI_VID - TDMA Descriptor Ring 16 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_16_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_16_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_16_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_16_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_17_HEAD_TAIL_PTR - TDMA Descriptor Ring 17 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_17_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_17_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_17_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_17_COUNT - TDMA Descriptor Ring 17 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_17_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_17_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_17_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 17 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_17_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_17_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_17_INTR_CONTROL - TDMA Descriptor Ring 17 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_17_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_17_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_17_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 17 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_17_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_17_MAPPING - TDMA Descriptor Ring 17 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_17_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_17_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_17_PCP_DEI_VID - TDMA Descriptor Ring 17 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_17_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_17_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_17_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_17_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_18_HEAD_TAIL_PTR - TDMA Descriptor Ring 18 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_18_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_18_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_18_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_18_COUNT - TDMA Descriptor Ring 18 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_18_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_18_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_18_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 18 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_18_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_18_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_18_INTR_CONTROL - TDMA Descriptor Ring 18 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_18_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_18_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_18_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 18 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_18_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_18_MAPPING - TDMA Descriptor Ring 18 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_18_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_18_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_18_PCP_DEI_VID - TDMA Descriptor Ring 18 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_18_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_18_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_18_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_18_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_19_HEAD_TAIL_PTR - TDMA Descriptor Ring 19 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_19_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_19_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_19_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_19_COUNT - TDMA Descriptor Ring 19 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_19_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_19_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_19_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 19 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_19_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_19_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_19_INTR_CONTROL - TDMA Descriptor Ring 19 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_19_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_19_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_19_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 19 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_19_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_19_MAPPING - TDMA Descriptor Ring 19 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_19_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_19_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_19_PCP_DEI_VID - TDMA Descriptor Ring 19 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_19_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_19_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_19_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_19_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_20_HEAD_TAIL_PTR - TDMA Descriptor Ring 20 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_20_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_20_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_20_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_20_COUNT - TDMA Descriptor Ring 20 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_20_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_20_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_20_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 20 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_20_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_20_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_20_INTR_CONTROL - TDMA Descriptor Ring 20 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_20_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_20_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_20_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 20 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_20_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_20_MAPPING - TDMA Descriptor Ring 20 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_20_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_20_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_20_PCP_DEI_VID - TDMA Descriptor Ring 20 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_20_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_20_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_20_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_20_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_21_HEAD_TAIL_PTR - TDMA Descriptor Ring 21 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_21_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_21_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_21_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_21_COUNT - TDMA Descriptor Ring 21 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_21_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_21_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_21_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 21 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_21_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_21_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_21_INTR_CONTROL - TDMA Descriptor Ring 21 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_21_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_21_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_21_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 21 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_21_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_21_MAPPING - TDMA Descriptor Ring 21 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_21_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_21_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_21_PCP_DEI_VID - TDMA Descriptor Ring 21 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_21_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_21_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_21_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_21_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_22_HEAD_TAIL_PTR - TDMA Descriptor Ring 22 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_22_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_22_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_22_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_22_COUNT - TDMA Descriptor Ring 22 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_22_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_22_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_22_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 22 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_22_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_22_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_22_INTR_CONTROL - TDMA Descriptor Ring 22 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_22_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_22_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_22_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 22 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_22_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_22_MAPPING - TDMA Descriptor Ring 22 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_22_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_22_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_22_PCP_DEI_VID - TDMA Descriptor Ring 22 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_22_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_22_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_22_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_22_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_23_HEAD_TAIL_PTR - TDMA Descriptor Ring 23 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_23_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_23_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_23_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_23_COUNT - TDMA Descriptor Ring 23 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_23_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_23_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_23_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 23 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_23_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_23_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_23_INTR_CONTROL - TDMA Descriptor Ring 23 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_23_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_23_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_23_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 23 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_23_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_23_MAPPING - TDMA Descriptor Ring 23 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_23_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_23_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_23_PCP_DEI_VID - TDMA Descriptor Ring 23 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_23_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_23_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_23_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_23_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_24_HEAD_TAIL_PTR - TDMA Descriptor Ring 24 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_24_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_24_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_24_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_24_COUNT - TDMA Descriptor Ring 24 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_24_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_24_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_24_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 24 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_24_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_24_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_24_INTR_CONTROL - TDMA Descriptor Ring 24 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_24_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_24_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_24_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 24 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_24_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_24_MAPPING - TDMA Descriptor Ring 24 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_24_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_24_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_24_PCP_DEI_VID - TDMA Descriptor Ring 24 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_24_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_24_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_24_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_24_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_25_HEAD_TAIL_PTR - TDMA Descriptor Ring 25 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_25_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_25_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_25_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_25_COUNT - TDMA Descriptor Ring 25 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_25_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_25_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_25_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 25 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_25_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_25_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_25_INTR_CONTROL - TDMA Descriptor Ring 25 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_25_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_25_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_25_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 25 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_25_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_25_MAPPING - TDMA Descriptor Ring 25 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_25_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_25_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_25_PCP_DEI_VID - TDMA Descriptor Ring 25 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_25_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_25_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_25_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_25_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_26_HEAD_TAIL_PTR - TDMA Descriptor Ring 26 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_26_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_26_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_26_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_26_COUNT - TDMA Descriptor Ring 26 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_26_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_26_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_26_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 26 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_26_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_26_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_26_INTR_CONTROL - TDMA Descriptor Ring 26 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_26_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_26_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_26_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 26 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_26_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_26_MAPPING - TDMA Descriptor Ring 26 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_26_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_26_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_26_PCP_DEI_VID - TDMA Descriptor Ring 26 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_26_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_26_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_26_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_26_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_27_HEAD_TAIL_PTR - TDMA Descriptor Ring 27 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_27_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_27_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_27_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_27_COUNT - TDMA Descriptor Ring 27 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_27_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_27_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_27_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 27 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_27_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_27_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_27_INTR_CONTROL - TDMA Descriptor Ring 27 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_27_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_27_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_27_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 27 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_27_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_27_MAPPING - TDMA Descriptor Ring 27 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_27_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_27_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_27_PCP_DEI_VID - TDMA Descriptor Ring 27 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_27_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_27_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_27_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_27_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_28_HEAD_TAIL_PTR - TDMA Descriptor Ring 28 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_28_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_28_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_28_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_28_COUNT - TDMA Descriptor Ring 28 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_28_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_28_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_28_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 28 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_28_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_28_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_28_INTR_CONTROL - TDMA Descriptor Ring 28 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_28_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_28_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_28_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 28 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_28_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_28_MAPPING - TDMA Descriptor Ring 28 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_28_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_28_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_28_PCP_DEI_VID - TDMA Descriptor Ring 28 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_28_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_28_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_28_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_28_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_29_HEAD_TAIL_PTR - TDMA Descriptor Ring 29 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_29_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_29_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_29_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_29_COUNT - TDMA Descriptor Ring 29 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_29_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_29_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_29_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 29 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_29_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_29_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_29_INTR_CONTROL - TDMA Descriptor Ring 29 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_29_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_29_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_29_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 29 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_29_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_29_MAPPING - TDMA Descriptor Ring 29 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_29_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_29_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_29_PCP_DEI_VID - TDMA Descriptor Ring 29 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_29_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_29_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_29_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_29_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_30_HEAD_TAIL_PTR - TDMA Descriptor Ring 30 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_30_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_30_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_30_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_30_COUNT - TDMA Descriptor Ring 30 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_30_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_30_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_30_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 30 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_30_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_30_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_30_INTR_CONTROL - TDMA Descriptor Ring 30 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_30_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_30_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_30_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 30 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_30_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_30_MAPPING - TDMA Descriptor Ring 30 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_30_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_30_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_30_PCP_DEI_VID - TDMA Descriptor Ring 30 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_30_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_30_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_30_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_30_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *DESC_RING_31_HEAD_TAIL_PTR - TDMA Descriptor Ring 31 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_31_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORT_TDMA :: DESC_RING_31_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_HEAD_TAIL_PTR :: reserved1 [23:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_reserved1_MASK 0x00c00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_reserved1_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_31_HEAD_TAIL_PTR :: TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_TAIL_MASK  0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_HEAD_TAIL_PTR :: HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_HEAD_MASK  0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_31_COUNT - TDMA Descriptor Ring 31 Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_31_COUNT :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_COUNT_reserved0_MASK     0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_COUNT_reserved0_SHIFT    22

/* SYSTEMPORT_TDMA :: DESC_RING_31_COUNT :: BUFFER_DONE_CNT [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_COUNT_BUFFER_DONE_CNT_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_COUNT :: COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_COUNT_COUNT_MASK         0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_COUNT_COUNT_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_COUNT_COUNT_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_31_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 31 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_31_MAX_HYST_THRESHOLD :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAX_HYST_THRESHOLD_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAX_HYST_THRESHOLD_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: DESC_RING_31_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [21:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_31_INTR_CONTROL - TDMA Descriptor Ring 31 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_31_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_INTR_CONTROL :: reserved0 [14:11] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL_reserved0_MASK 0x00007800
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL_reserved0_SHIFT 11

/* SYSTEMPORT_TDMA :: DESC_RING_31_INTR_CONTROL :: INTR_THRESHOLD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_31_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 31 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_31_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_31_MAPPING - TDMA Descriptor Ring 31 Mapping Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_31_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_reserved0_MASK   0xff000000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_reserved0_SHIFT  24

/* SYSTEMPORT_TDMA :: DESC_RING_31_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_CREDIT_MASK      0x00ffff00
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_CREDIT_SHIFT     8
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_CREDIT_DEFAULT   0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_PORT_ID_MASK     0x00000038
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_PORT_ID_SHIFT    3
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_PORT_ID_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_QID_MASK         0x00000007
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_QID_SHIFT        0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_MAPPING_QID_DEFAULT      0x00000000

/***************************************************************************
 *DESC_RING_31_PCP_DEI_VID - TDMA Descriptor Ring 31 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DESC_RING_31_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: DESC_RING_31_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_PCP_MASK     0x0000e000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_PCP_SHIFT    13
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_PCP_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_DEI_MASK     0x00001000
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_DEI_SHIFT    12
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_DEI_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: DESC_RING_31_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_VID_MASK     0x00000fff
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_VID_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_DESC_RING_31_PCP_DEI_VID_VID_DEFAULT  0x00000000

/***************************************************************************
 *CONTROL - TDMA Control Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: CONTROL :: reserved0 [31:26] */
#define BCHP_SYSTEMPORT_TDMA_CONTROL_reserved0_MASK                0xfc000000
#define BCHP_SYSTEMPORT_TDMA_CONTROL_reserved0_SHIFT               26

/* SYSTEMPORT_TDMA :: CONTROL :: ACH_TXDONE_DELAY [25:18] */
#define BCHP_SYSTEMPORT_TDMA_CONTROL_ACH_TXDONE_DELAY_MASK         0x03fc0000
#define BCHP_SYSTEMPORT_TDMA_CONTROL_ACH_TXDONE_DELAY_SHIFT        18
#define BCHP_SYSTEMPORT_TDMA_CONTROL_ACH_TXDONE_DELAY_DEFAULT      0x00000020

/* SYSTEMPORT_TDMA :: CONTROL :: SYNC_PKT_SIZE_UPDATE_MODE [17:17] */
#define BCHP_SYSTEMPORT_TDMA_CONTROL_SYNC_PKT_SIZE_UPDATE_MODE_MASK 0x00020000
#define BCHP_SYSTEMPORT_TDMA_CONTROL_SYNC_PKT_SIZE_UPDATE_MODE_SHIFT 17
#define BCHP_SYSTEMPORT_TDMA_CONTROL_SYNC_PKT_SIZE_UPDATE_MODE_DEFAULT 0x00000001

/* SYSTEMPORT_TDMA :: CONTROL :: WNC_PKT_SIZE_UPDATE_MODE [16:16] */
#define BCHP_SYSTEMPORT_TDMA_CONTROL_WNC_PKT_SIZE_UPDATE_MODE_MASK 0x00010000
#define BCHP_SYSTEMPORT_TDMA_CONTROL_WNC_PKT_SIZE_UPDATE_MODE_SHIFT 16
#define BCHP_SYSTEMPORT_TDMA_CONTROL_WNC_PKT_SIZE_UPDATE_MODE_DEFAULT 0x00000001

/* SYSTEMPORT_TDMA :: CONTROL :: SW_BRCM_TAG [15:15] */
#define BCHP_SYSTEMPORT_TDMA_CONTROL_SW_BRCM_TAG_MASK              0x00008000
#define BCHP_SYSTEMPORT_TDMA_CONTROL_SW_BRCM_TAG_SHIFT             15
#define BCHP_SYSTEMPORT_TDMA_CONTROL_SW_BRCM_TAG_DEFAULT           0x00000000

/* SYSTEMPORT_TDMA :: CONTROL :: VLAN_EN [14:14] */
#define BCHP_SYSTEMPORT_TDMA_CONTROL_VLAN_EN_MASK                  0x00004000
#define BCHP_SYSTEMPORT_TDMA_CONTROL_VLAN_EN_SHIFT                 14
#define BCHP_SYSTEMPORT_TDMA_CONTROL_VLAN_EN_DEFAULT               0x00000000

/* SYSTEMPORT_TDMA :: CONTROL :: BUFF_DATA_OFFSET [13:04] */
#define BCHP_SYSTEMPORT_TDMA_CONTROL_BUFF_DATA_OFFSET_MASK         0x00003ff0
#define BCHP_SYSTEMPORT_TDMA_CONTROL_BUFF_DATA_OFFSET_SHIFT        4
#define BCHP_SYSTEMPORT_TDMA_CONTROL_BUFF_DATA_OFFSET_DEFAULT      0x00000000

/* SYSTEMPORT_TDMA :: CONTROL :: ACB_ALGORITHM [03:03] */
#define BCHP_SYSTEMPORT_TDMA_CONTROL_ACB_ALGORITHM_MASK            0x00000008
#define BCHP_SYSTEMPORT_TDMA_CONTROL_ACB_ALGORITHM_SHIFT           3
#define BCHP_SYSTEMPORT_TDMA_CONTROL_ACB_ALGORITHM_DEFAULT         0x00000000

/* SYSTEMPORT_TDMA :: CONTROL :: TSB_SWAP [02:02] */
#define BCHP_SYSTEMPORT_TDMA_CONTROL_TSB_SWAP_MASK                 0x00000004
#define BCHP_SYSTEMPORT_TDMA_CONTROL_TSB_SWAP_SHIFT                2
#define BCHP_SYSTEMPORT_TDMA_CONTROL_TSB_SWAP_DEFAULT              0x00000001

/* SYSTEMPORT_TDMA :: CONTROL :: TSB_EN [01:01] */
#define BCHP_SYSTEMPORT_TDMA_CONTROL_TSB_EN_MASK                   0x00000002
#define BCHP_SYSTEMPORT_TDMA_CONTROL_TSB_EN_SHIFT                  1
#define BCHP_SYSTEMPORT_TDMA_CONTROL_TSB_EN_DEFAULT                0x00000000

/* SYSTEMPORT_TDMA :: CONTROL :: TDMA_EN [00:00] */
#define BCHP_SYSTEMPORT_TDMA_CONTROL_TDMA_EN_MASK                  0x00000001
#define BCHP_SYSTEMPORT_TDMA_CONTROL_TDMA_EN_SHIFT                 0
#define BCHP_SYSTEMPORT_TDMA_CONTROL_TDMA_EN_DEFAULT               0x00000000

/***************************************************************************
 *STATUS - TDMA Status Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: STATUS :: reserved0 [31:02] */
#define BCHP_SYSTEMPORT_TDMA_STATUS_reserved0_MASK                 0xfffffffc
#define BCHP_SYSTEMPORT_TDMA_STATUS_reserved0_SHIFT                2

/* SYSTEMPORT_TDMA :: STATUS :: LL_RAM_INIT_BUSY [01:01] */
#define BCHP_SYSTEMPORT_TDMA_STATUS_LL_RAM_INIT_BUSY_MASK          0x00000002
#define BCHP_SYSTEMPORT_TDMA_STATUS_LL_RAM_INIT_BUSY_SHIFT         1
#define BCHP_SYSTEMPORT_TDMA_STATUS_LL_RAM_INIT_BUSY_DEFAULT       0x00000001

/* SYSTEMPORT_TDMA :: STATUS :: TDMA_DISABLED [00:00] */
#define BCHP_SYSTEMPORT_TDMA_STATUS_TDMA_DISABLED_MASK             0x00000001
#define BCHP_SYSTEMPORT_TDMA_STATUS_TDMA_DISABLED_SHIFT            0
#define BCHP_SYSTEMPORT_TDMA_STATUS_TDMA_DISABLED_DEFAULT          0x00000001

/***************************************************************************
 *SCB_BURST_SIZE - Maximum SCB Burst Size Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: SCB_BURST_SIZE :: reserved0 [31:05] */
#define BCHP_SYSTEMPORT_TDMA_SCB_BURST_SIZE_reserved0_MASK         0xffffffe0
#define BCHP_SYSTEMPORT_TDMA_SCB_BURST_SIZE_reserved0_SHIFT        5

/* SYSTEMPORT_TDMA :: SCB_BURST_SIZE :: MAX_SCB_BURST_SIZE [04:00] */
#define BCHP_SYSTEMPORT_TDMA_SCB_BURST_SIZE_MAX_SCB_BURST_SIZE_MASK 0x0000001f
#define BCHP_SYSTEMPORT_TDMA_SCB_BURST_SIZE_MAX_SCB_BURST_SIZE_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_SCB_BURST_SIZE_MAX_SCB_BURST_SIZE_DEFAULT 0x00000010

/***************************************************************************
 *OVER_MAX_THRESHOLD_STATUS - Over Max Threshold Status Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: OVER_MAX_THRESHOLD_STATUS :: OVER_MAX_STATUS [31:00] */
#define BCHP_SYSTEMPORT_TDMA_OVER_MAX_THRESHOLD_STATUS_OVER_MAX_STATUS_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_OVER_MAX_THRESHOLD_STATUS_OVER_MAX_STATUS_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_OVER_MAX_THRESHOLD_STATUS_OVER_MAX_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *OVER_HYST_THRESHOLD_STATUS - Over Hysteresis Threshold Status Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: OVER_HYST_THRESHOLD_STATUS :: OVER_HYST_STATUS [31:00] */
#define BCHP_SYSTEMPORT_TDMA_OVER_HYST_THRESHOLD_STATUS_OVER_HYST_STATUS_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_OVER_HYST_THRESHOLD_STATUS_OVER_HYST_STATUS_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_OVER_HYST_THRESHOLD_STATUS_OVER_HYST_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *TPID - TDMA TPID Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: TPID :: reserved0 [31:16] */
#define BCHP_SYSTEMPORT_TDMA_TPID_reserved0_MASK                   0xffff0000
#define BCHP_SYSTEMPORT_TDMA_TPID_reserved0_SHIFT                  16

/* SYSTEMPORT_TDMA :: TPID :: TPIO [15:00] */
#define BCHP_SYSTEMPORT_TDMA_TPID_TPIO_MASK                        0x0000ffff
#define BCHP_SYSTEMPORT_TDMA_TPID_TPIO_SHIFT                       0
#define BCHP_SYSTEMPORT_TDMA_TPID_TPIO_DEFAULT                     0x000088a8

/***************************************************************************
 *FREE_LIST_HEAD_TAIL_PTR - TDMA Free List Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: FREE_LIST_HEAD_TAIL_PTR :: reserved0 [31:22] */
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_HEAD_TAIL_PTR_reserved0_MASK 0xffc00000
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_HEAD_TAIL_PTR_reserved0_SHIFT 22

/* SYSTEMPORT_TDMA :: FREE_LIST_HEAD_TAIL_PTR :: FREE_TAIL [21:11] */
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_TAIL_MASK 0x003ff800
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_TAIL_SHIFT 11
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_TAIL_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: FREE_LIST_HEAD_TAIL_PTR :: FREE_HEAD [10:00] */
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_HEAD_MASK 0x000007ff
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_HEAD_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_HEAD_DEFAULT 0x000005ff

/***************************************************************************
 *FREE_LIST_COUNT - TDMA Free List Count Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: FREE_LIST_COUNT :: reserved0 [31:11] */
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_COUNT_reserved0_MASK        0xfffff800
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_COUNT_reserved0_SHIFT       11

/* SYSTEMPORT_TDMA :: FREE_LIST_COUNT :: FREE_COUNT [10:00] */
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_COUNT_FREE_COUNT_MASK       0x000007ff
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_COUNT_FREE_COUNT_SHIFT      0
#define BCHP_SYSTEMPORT_TDMA_FREE_LIST_COUNT_FREE_COUNT_DEFAULT    0x00000000

/***************************************************************************
 *TIER_2_ARBITER_CTRL - TDMA Tier 2 Arbiter Control Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: TIER_2_ARBITER_CTRL :: reserved0 [31:02] */
#define BCHP_SYSTEMPORT_TDMA_TIER_2_ARBITER_CTRL_reserved0_MASK    0xfffffffc
#define BCHP_SYSTEMPORT_TDMA_TIER_2_ARBITER_CTRL_reserved0_SHIFT   2

/* SYSTEMPORT_TDMA :: TIER_2_ARBITER_CTRL :: ARB_MODE [01:00] */
#define BCHP_SYSTEMPORT_TDMA_TIER_2_ARBITER_CTRL_ARB_MODE_MASK     0x00000003
#define BCHP_SYSTEMPORT_TDMA_TIER_2_ARBITER_CTRL_ARB_MODE_SHIFT    0
#define BCHP_SYSTEMPORT_TDMA_TIER_2_ARBITER_CTRL_ARB_MODE_DEFAULT  0x00000002

/***************************************************************************
 *TIER_1_ARBITER_0_CTRL - TDMA Tier 1 Arbiter 0 Control Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_0_CTRL :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_CTRL_reserved0_MASK  0xfff00000
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_CTRL_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_0_CTRL :: CREDIT [19:04] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_CTRL_CREDIT_MASK     0x000ffff0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_CTRL_CREDIT_SHIFT    4
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_CTRL_CREDIT_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_0_CTRL :: reserved1 [03:02] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_CTRL_reserved1_MASK  0x0000000c
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_CTRL_reserved1_SHIFT 2

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_0_CTRL :: ARB_MODE [01:00] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_CTRL_ARB_MODE_MASK   0x00000003
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_CTRL_ARB_MODE_SHIFT  0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_CTRL_ARB_MODE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_0_QUEUE_ENABLE - TDMA Tier 1 Arbiter 0 Queue Enable Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_0_QUEUE_ENABLE :: ARB_ENABLE [31:00] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_QUEUE_ENABLE_ARB_ENABLE_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_QUEUE_ENABLE_ARB_ENABLE_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_0_QUEUE_ENABLE_ARB_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_1_CTRL - TDMA Tier 1 Arbiter 1 Control Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_1_CTRL :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_CTRL_reserved0_MASK  0xfff00000
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_CTRL_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_1_CTRL :: CREDIT [19:04] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_CTRL_CREDIT_MASK     0x000ffff0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_CTRL_CREDIT_SHIFT    4
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_CTRL_CREDIT_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_1_CTRL :: reserved1 [03:02] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_CTRL_reserved1_MASK  0x0000000c
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_CTRL_reserved1_SHIFT 2

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_1_CTRL :: ARB_MODE [01:00] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_CTRL_ARB_MODE_MASK   0x00000003
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_CTRL_ARB_MODE_SHIFT  0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_CTRL_ARB_MODE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_1_QUEUE_ENABLE - TDMA Tier 1 Arbiter 1 Queue Enable Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_1_QUEUE_ENABLE :: ARB_ENABLE [31:00] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_QUEUE_ENABLE_ARB_ENABLE_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_QUEUE_ENABLE_ARB_ENABLE_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_1_QUEUE_ENABLE_ARB_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_2_CTRL - TDMA Tier 1 Arbiter 2 Control Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_2_CTRL :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_CTRL_reserved0_MASK  0xfff00000
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_CTRL_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_2_CTRL :: CREDIT [19:04] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_CTRL_CREDIT_MASK     0x000ffff0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_CTRL_CREDIT_SHIFT    4
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_CTRL_CREDIT_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_2_CTRL :: reserved1 [03:02] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_CTRL_reserved1_MASK  0x0000000c
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_CTRL_reserved1_SHIFT 2

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_2_CTRL :: ARB_MODE [01:00] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_CTRL_ARB_MODE_MASK   0x00000003
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_CTRL_ARB_MODE_SHIFT  0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_CTRL_ARB_MODE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_2_QUEUE_ENABLE - TDMA Tier 1 Arbiter 2 Queue Enable Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_2_QUEUE_ENABLE :: ARB_ENABLE [31:00] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_QUEUE_ENABLE_ARB_ENABLE_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_QUEUE_ENABLE_ARB_ENABLE_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_2_QUEUE_ENABLE_ARB_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_3_CTRL - TDMA Tier 1 Arbiter 3 Control Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_3_CTRL :: reserved0 [31:20] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_CTRL_reserved0_MASK  0xfff00000
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_CTRL_reserved0_SHIFT 20

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_3_CTRL :: CREDIT [19:04] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_CTRL_CREDIT_MASK     0x000ffff0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_CTRL_CREDIT_SHIFT    4
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_CTRL_CREDIT_DEFAULT  0x00000000

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_3_CTRL :: reserved1 [03:02] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_CTRL_reserved1_MASK  0x0000000c
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_CTRL_reserved1_SHIFT 2

/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_3_CTRL :: ARB_MODE [01:00] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_CTRL_ARB_MODE_MASK   0x00000003
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_CTRL_ARB_MODE_SHIFT  0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_CTRL_ARB_MODE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_3_QUEUE_ENABLE - TDMA Tier 1 Arbiter 3 Queue Enable Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: TIER_1_ARBITER_3_QUEUE_ENABLE :: ARB_ENABLE [31:00] */
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_QUEUE_ENABLE_ARB_ENABLE_MASK 0xffffffff
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_QUEUE_ENABLE_ARB_ENABLE_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_TIER_1_ARBITER_3_QUEUE_ENABLE_ARB_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *SCB_ENDIAN_OVERRIDE - TDMA SCB Endianes Override Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: SCB_ENDIAN_OVERRIDE :: reserved0 [31:02] */
#define BCHP_SYSTEMPORT_TDMA_SCB_ENDIAN_OVERRIDE_reserved0_MASK    0xfffffffc
#define BCHP_SYSTEMPORT_TDMA_SCB_ENDIAN_OVERRIDE_reserved0_SHIFT   2

/* SYSTEMPORT_TDMA :: SCB_ENDIAN_OVERRIDE :: REGISTER_MODE [01:01] */
#define BCHP_SYSTEMPORT_TDMA_SCB_ENDIAN_OVERRIDE_REGISTER_MODE_MASK 0x00000002
#define BCHP_SYSTEMPORT_TDMA_SCB_ENDIAN_OVERRIDE_REGISTER_MODE_SHIFT 1
#define BCHP_SYSTEMPORT_TDMA_SCB_ENDIAN_OVERRIDE_REGISTER_MODE_DEFAULT 0x00000000

/* SYSTEMPORT_TDMA :: SCB_ENDIAN_OVERRIDE :: LITTLE_ENDIAN_MODE [00:00] */
#define BCHP_SYSTEMPORT_TDMA_SCB_ENDIAN_OVERRIDE_LITTLE_ENDIAN_MODE_MASK 0x00000001
#define BCHP_SYSTEMPORT_TDMA_SCB_ENDIAN_OVERRIDE_LITTLE_ENDIAN_MODE_SHIFT 0
#define BCHP_SYSTEMPORT_TDMA_SCB_ENDIAN_OVERRIDE_LITTLE_ENDIAN_MODE_DEFAULT 0x00000000

/***************************************************************************
 *TEST - TEST Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: TEST :: UNUSED [31:08] */
#define BCHP_SYSTEMPORT_TDMA_TEST_UNUSED_MASK                      0xffffff00
#define BCHP_SYSTEMPORT_TDMA_TEST_UNUSED_SHIFT                     8
#define BCHP_SYSTEMPORT_TDMA_TEST_UNUSED_DEFAULT                   0x00000000

/* SYSTEMPORT_TDMA :: TEST :: MEM_TM [07:04] */
#define BCHP_SYSTEMPORT_TDMA_TEST_MEM_TM_MASK                      0x000000f0
#define BCHP_SYSTEMPORT_TDMA_TEST_MEM_TM_SHIFT                     4
#define BCHP_SYSTEMPORT_TDMA_TEST_MEM_TM_DEFAULT                   0x00000000

/* SYSTEMPORT_TDMA :: TEST :: TP_OUT_SEL [03:00] */
#define BCHP_SYSTEMPORT_TDMA_TEST_TP_OUT_SEL_MASK                  0x0000000f
#define BCHP_SYSTEMPORT_TDMA_TEST_TP_OUT_SEL_SHIFT                 0
#define BCHP_SYSTEMPORT_TDMA_TEST_TP_OUT_SEL_DEFAULT               0x00000000

/***************************************************************************
 *DEBUG - Debug Register
 ***************************************************************************/
/* SYSTEMPORT_TDMA :: DEBUG :: DEBUG_VECTOR [31:00] */
#define BCHP_SYSTEMPORT_TDMA_DEBUG_DEBUG_VECTOR_MASK               0xffffffff
#define BCHP_SYSTEMPORT_TDMA_DEBUG_DEBUG_VECTOR_SHIFT              0

#endif /* #ifndef BCHP_SYSTEMPORT_TDMA_H__ */

/* End of File */
