$date
	Tue Apr 16 00:18:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Z $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ' Result_comb_reg1 $end
$var wire 1 ( Result_comb_reg2 $end
$var wire 1 ! Z $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 ) reg1 $end
$var reg 1 * reg2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
1&
x%
0$
0#
0"
0!
$end
#100
1(
1)
1!
1'
1%
1$
1#
0&
#150
0%
#200
0!
1*
0(
0)
1%
0'
0$
0#
1"
#250
0%
#300
1!
0*
1%
1#
#350
0%
#400
1(
1)
1%
1'
1$
#450
0%
#500
0!
1*
1%
