cycle_1
entry1 : yes,LD F6 34(R2),Issue,F6,;
entry2 : No ,,,,;
entry3 : No ,,,,;
entry4 : No ,,,,;
entry5 : No ,,,,;
entry6 : No ,,,,;
Load1 : yes,LD,,,,,#1,34+;
Load2 : No,,,,,,,;
Add1 : No,,,,,,,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : No,,,,,,,;
Mult2 : No,,,,,,,;
Reorder:f0:;f1:;f2:;f3:;f4:;f5:;f6: 1;f7:;f8:;f9:;f10:;
Busy:f0:No;f1:No;f2:No;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8:No;f9:No;f10:No;
cycle_2
entry1 : yes,LD F6 34(R2),Execute,F6,;
entry2 : yes,LD F2 45(R3),Issue,F2,;
entry3 : No ,,,,;
entry4 : No ,,,,;
entry5 : No ,,,,;
entry6 : No ,,,,;
Load1 : yes,LD,,,,,#1,34 + Reg[R2];
Load2 : yes,LD,,,,,#2,45+;
Add1 : No,,,,,,,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : No,,,,,,,;
Mult2 : No,,,,,,,;
Reorder:f0:;f1:;f2: 2;f3:;f4:;f5:;f6: 1;f7:;f8:;f9:;f10:;
Busy:f0:No;f1:No;f2: Yes;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8:No;f9:No;f10:No;
cycle_3
entry1 : yes,LD F6 34(R2),Execute,F6,;
entry2 : yes,LD F2 45(R3),Issue,F2,;
entry3 : yes,MULTD 0,F2,F4,Issue,0,;
entry4 : No ,,,,;
entry5 : No ,,,,;
entry6 : No ,,,,;
Load1 : yes,LD,,,,,#1,34 + Reg[R2];
Load2 : yes,LD,,,,,#2,45+;
Add1 : No,,,,,,,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : yes,MULTD,,Regs[F4],#2,,#3,;
Mult2 : No,,,,,,,;
Reorder:f0: 3;f1:;f2: 2;f3:;f4:;f5:;f6: 1;f7:;f8:;f9:;f10:;
Busy:f0: Yes;f1:No;f2: Yes;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8:No;f9:No;f10:No;
cycle_4
entry1 : yes,LD F6 34(R2),Write result,F6,Mem[34 + Reg[R2]];
entry2 : yes,LD F2 45(R3),Execute,F2,;
entry3 : yes,MULTD 0,F2,F4,Issue,0,;
entry4 : yes,SUBD F8,F6,F2,Issue,F8,;
entry5 : No ,,,,;
entry6 : No ,,,,;
Load1 : No,,,,,,,;
Load2 : yes,LD,,,,,#2,45 + Reg[R3];
Add1 : yes,SUBD,Mem[34 + Reg[R2]],,,#2,#4,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : yes,MULTD,,Regs[F4],#2,,#3,;
Mult2 : No,,,,,,,;
Reorder:f0: 3;f1:;f2: 2;f3:;f4:;f5:;f6: 1;f7:;f8: 4;f9:;f10:;
Busy:f0: Yes;f1:No;f2: Yes;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8: Yes;f9:No;f10:No;
cycle_5
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : yes,LD F2 45(R3),Execute,F2,;
entry3 : yes,MULTD 0,F2,F4,Issue,0,;
entry4 : yes,SUBD F8,F6,F2,Issue,F8,;
entry5 : yes,DIVD F10,F0,F6,Issue,F10,;
entry6 : No ,,,,;
Load1 : No,,,,,,,;
Load2 : yes,LD,,,,,#2,45 + Reg[R3];
Add1 : yes,SUBD,Mem[34 + Reg[R2]],,,#2,#4,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : yes,MULTD,,Regs[F4],#2,,#3,;
Mult2 : yes,DIVD,,Mem[34 + Reg[R2]],#3,,#5,;
Reorder:f0: 3;f1:;f2: 2;f3:;f4:;f5:;f6:;f7:;f8: 4;f9:;f10: 5;
Busy:f0: Yes;f1:No;f2: Yes;f3:No;f4:No;f5:No;f6:No;f7:No;f8: Yes;f9:No;f10: Yes;
cycle_6
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : yes,LD F2 45(R3),Write result,F2,Mem[45 + Reg[R3]];
entry3 : yes,MULTD 0,F2,F4,Issue,0,;
entry4 : yes,SUBD F8,F6,F2,Issue,F8,;
entry5 : yes,DIVD F10,F0,F6,Issue,F10,;
entry6 : yes,ADDD F6,F8,F2,Issue,F6,;
Load1 : No,,,,,,,;
Load2 : No,,,,,,,;
Add1 : yes,SUBD,Mem[34 + Reg[R2]],Mem[45 + Reg[R3]],,,#4,;
Add2 : yes,ADDD,,Mem[45 + Reg[R3]],#4,,#6,;
Add3 : No,,,,,,,;
Mult1 : yes,MULTD,Mem[45 + Reg[R3]],Regs[F4],,,#3,;
Mult2 : yes,DIVD,,Mem[34 + Reg[R2]],#3,,#5,;
Reorder:f0: 3;f1:;f2: 2;f3:;f4:;f5:;f6: 6;f7:;f8: 4;f9:;f10: 5;
Busy:f0: Yes;f1:No;f2: Yes;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8: Yes;f9:No;f10: Yes;
cycle_7-8
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : No ,LD F2 45(R3),Commit,F2,Mem[45 + Reg[R3]];
entry3 : yes,MULTD 0,F2,F4,Execute,0,;
entry4 : yes,SUBD F8,F6,F2,Execute,F8,;
entry5 : yes,DIVD F10,F0,F6,Issue,F10,;
entry6 : yes,ADDD F6,F8,F2,Issue,F6,;
Load1 : No,,,,,,,;
Load2 : No,,,,,,,;
Add1 : yes,SUBD,Mem[34 + Reg[R2]],Mem[45 + Reg[R3]],,,#4,;
Add2 : yes,ADDD,,Mem[45 + Reg[R3]],#4,,#6,;
Add3 : No,,,,,,,;
Mult1 : yes,MULTD,Mem[45 + Reg[R3]],Regs[F4],,,#3,;
Mult2 : yes,DIVD,,Mem[34 + Reg[R2]],#3,,#5,;
Reorder:f0: 3;f1:;f2:;f3:;f4:;f5:;f6: 6;f7:;f8: 4;f9:;f10: 5;
Busy:f0: Yes;f1:No;f2:No;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8: Yes;f9:No;f10: Yes;
cycle_9
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : No ,LD F2 45(R3),Commit,F2,Mem[45 + Reg[R3]];
entry3 : yes,MULTD 0,F2,F4,Execute,0,;
entry4 : yes,SUBD F8,F6,F2,Write result,F8,(Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]]) ;
entry5 : yes,DIVD F10,F0,F6,Issue,F10,;
entry6 : yes,ADDD F6,F8,F2,Issue,F6,;
Load1 : No,,,,,,,;
Load2 : No,,,,,,,;
Add1 : No,,,,,,,;
Add2 : yes,ADDD,(Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]]) ,Mem[45 + Reg[R3]],,,#6,;
Add3 : No,,,,,,,;
Mult1 : yes,MULTD,Mem[45 + Reg[R3]],Regs[F4],,,#3,;
Mult2 : yes,DIVD,,Mem[34 + Reg[R2]],#3,,#5,;
Reorder:f0: 3;f1:;f2:;f3:;f4:;f5:;f6: 6;f7:;f8: 4;f9:;f10: 5;
Busy:f0: Yes;f1:No;f2:No;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8: Yes;f9:No;f10: Yes;
cycle_10-11
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : No ,LD F2 45(R3),Commit,F2,Mem[45 + Reg[R3]];
entry3 : yes,MULTD 0,F2,F4,Execute,0,;
entry4 : yes,SUBD F8,F6,F2,Write result,F8,(Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]]) ;
entry5 : yes,DIVD F10,F0,F6,Issue,F10,;
entry6 : yes,ADDD F6,F8,F2,Execute,F6,;
Load1 : No,,,,,,,;
Load2 : No,,,,,,,;
Add1 : No,,,,,,,;
Add2 : yes,ADDD,(Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]]) ,Mem[45 + Reg[R3]],,,#6,;
Add3 : No,,,,,,,;
Mult1 : yes,MULTD,Mem[45 + Reg[R3]],Regs[F4],,,#3,;
Mult2 : yes,DIVD,,Mem[34 + Reg[R2]],#3,,#5,;
Reorder:f0: 3;f1:;f2:;f3:;f4:;f5:;f6: 6;f7:;f8: 4;f9:;f10: 5;
Busy:f0: Yes;f1:No;f2:No;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8: Yes;f9:No;f10: Yes;
cycle_12-16
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : No ,LD F2 45(R3),Commit,F2,Mem[45 + Reg[R3]];
entry3 : yes,MULTD 0,F2,F4,Execute,0,;
entry4 : yes,SUBD F8,F6,F2,Write result,F8,(Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]]) ;
entry5 : yes,DIVD F10,F0,F6,Issue,F10,;
entry6 : yes,ADDD F6,F8,F2,Write result,F6,((Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]])  + Mem[45 + Reg[R3]]);
Load1 : No,,,,,,,;
Load2 : No,,,,,,,;
Add1 : No,,,,,,,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : yes,MULTD,Mem[45 + Reg[R3]],Regs[F4],,,#3,;
Mult2 : yes,DIVD,,Mem[34 + Reg[R2]],#3,,#5,;
Reorder:f0: 3;f1:;f2:;f3:;f4:;f5:;f6: 6;f7:;f8: 4;f9:;f10: 5;
Busy:f0: Yes;f1:No;f2:No;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8: Yes;f9:No;f10: Yes;
cycle_17
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : No ,LD F2 45(R3),Commit,F2,Mem[45 + Reg[R3]];
entry3 : yes,MULTD 0,F2,F4,Write result,0,Mem[45 + Reg[R3]] * Regs[F4];
entry4 : yes,SUBD F8,F6,F2,Write result,F8,(Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]]) ;
entry5 : yes,DIVD F10,F0,F6,Issue,F10,;
entry6 : yes,ADDD F6,F8,F2,Write result,F6,((Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]])  + Mem[45 + Reg[R3]]);
Load1 : No,,,,,,,;
Load2 : No,,,,,,,;
Add1 : No,,,,,,,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : No,,,,,,,;
Mult2 : yes,DIVD,Mem[45 + Reg[R3]] * Regs[F4],Mem[34 + Reg[R2]],,,#5,;
Reorder:f0: 3;f1:;f2:;f3:;f4:;f5:;f6: 6;f7:;f8: 4;f9:;f10: 5;
Busy:f0: Yes;f1:No;f2:No;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8: Yes;f9:No;f10: Yes;
cycle_18
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : No ,LD F2 45(R3),Commit,F2,Mem[45 + Reg[R3]];
entry3 : No ,MULTD 0,F2,F4,Commit,0,Mem[45 + Reg[R3]] * Regs[F4];
entry4 : yes,SUBD F8,F6,F2,Write result,F8,(Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]]) ;
entry5 : yes,DIVD F10,F0,F6,Execute,F10,;
entry6 : yes,ADDD F6,F8,F2,Write result,F6,((Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]])  + Mem[45 + Reg[R3]]);
Load1 : No,,,,,,,;
Load2 : No,,,,,,,;
Add1 : No,,,,,,,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : No,,,,,,,;
Mult2 : yes,DIVD,Mem[45 + Reg[R3]] * Regs[F4],Mem[34 + Reg[R2]],,,#5,;
Reorder:f0:;f1:;f2:;f3:;f4:;f5:;f6: 6;f7:;f8: 4;f9:;f10: 5;
Busy:f0:No;f1:No;f2:No;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8: Yes;f9:No;f10: Yes;
cycle_19-37
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : No ,LD F2 45(R3),Commit,F2,Mem[45 + Reg[R3]];
entry3 : No ,MULTD 0,F2,F4,Commit,0,Mem[45 + Reg[R3]] * Regs[F4];
entry4 : No ,SUBD F8,F6,F2,Commit,F8,(Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]]) ;
entry5 : yes,DIVD F10,F0,F6,Execute,F10,;
entry6 : yes,ADDD F6,F8,F2,Write result,F6,((Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]])  + Mem[45 + Reg[R3]]);
Load1 : No,,,,,,,;
Load2 : No,,,,,,,;
Add1 : No,,,,,,,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : No,,,,,,,;
Mult2 : yes,DIVD,Mem[45 + Reg[R3]] * Regs[F4],Mem[34 + Reg[R2]],,,#5,;
Reorder:f0:;f1:;f2:;f3:;f4:;f5:;f6: 6;f7:;f8:;f9:;f10: 5;
Busy:f0:No;f1:No;f2:No;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8:No;f9:No;f10: Yes;
cycle_38
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : No ,LD F2 45(R3),Commit,F2,Mem[45 + Reg[R3]];
entry3 : No ,MULTD 0,F2,F4,Commit,0,Mem[45 + Reg[R3]] * Regs[F4];
entry4 : No ,SUBD F8,F6,F2,Commit,F8,(Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]]) ;
entry5 : yes,DIVD F10,F0,F6,Write result,F10,Mem[45 + Reg[R3]] * Regs[F4] / Mem[34 + Reg[R2]];
entry6 : yes,ADDD F6,F8,F2,Write result,F6,((Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]])  + Mem[45 + Reg[R3]]);
Load1 : No,,,,,,,;
Load2 : No,,,,,,,;
Add1 : No,,,,,,,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : No,,,,,,,;
Mult2 : No,,,,,,,;
Reorder:f0:;f1:;f2:;f3:;f4:;f5:;f6: 6;f7:;f8:;f9:;f10: 5;
Busy:f0:No;f1:No;f2:No;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8:No;f9:No;f10: Yes;
cycle_39
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : No ,LD F2 45(R3),Commit,F2,Mem[45 + Reg[R3]];
entry3 : No ,MULTD 0,F2,F4,Commit,0,Mem[45 + Reg[R3]] * Regs[F4];
entry4 : No ,SUBD F8,F6,F2,Commit,F8,(Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]]) ;
entry5 : No ,DIVD F10,F0,F6,Commit,F10,Mem[45 + Reg[R3]] * Regs[F4] / Mem[34 + Reg[R2]];
entry6 : yes,ADDD F6,F8,F2,Write result,F6,((Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]])  + Mem[45 + Reg[R3]]);
Load1 : No,,,,,,,;
Load2 : No,,,,,,,;
Add1 : No,,,,,,,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : No,,,,,,,;
Mult2 : No,,,,,,,;
Reorder:f0:;f1:;f2:;f3:;f4:;f5:;f6: 6;f7:;f8:;f9:;f10:;
Busy:f0:No;f1:No;f2:No;f3:No;f4:No;f5:No;f6: Yes;f7:No;f8:No;f9:No;f10:No;
cycle_40
entry1 : No ,LD F6 34(R2),Commit,F6,Mem[34 + Reg[R2]];
entry2 : No ,LD F2 45(R3),Commit,F2,Mem[45 + Reg[R3]];
entry3 : No ,MULTD 0,F2,F4,Commit,0,Mem[45 + Reg[R3]] * Regs[F4];
entry4 : No ,SUBD F8,F6,F2,Commit,F8,(Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]]) ;
entry5 : No ,DIVD F10,F0,F6,Commit,F10,Mem[45 + Reg[R3]] * Regs[F4] / Mem[34 + Reg[R2]];
entry6 : No ,ADDD F6,F8,F2,Commit,F6,((Mem[34 + Reg[R2]] - Mem[45 + Reg[R3]])  + Mem[45 + Reg[R3]]);
Load1 : No,,,,,,,;
Load2 : No,,,,,,,;
Add1 : No,,,,,,,;
Add2 : No,,,,,,,;
Add3 : No,,,,,,,;
Mult1 : No,,,,,,,;
Mult2 : No,,,,,,,;
Reorder:f0:;f1:;f2:;f3:;f4:;f5:;f6:;f7:;f8:;f9:;f10:;
Busy:f0:No;f1:No;f2:No;f3:No;f4:No;f5:No;f6:No;f7:No;f8:No;f9:No;f10:No;


(Instruction):(Issue cycle),(Exec comp cycle),(Write result cycle), (Commit cycle)
LD F6 34+ R2 : 1 3 4 5
LD F2 45+ R3 : 2 5 6 7
MULTD 0 F2 F4 : 3 16 17 18
SUBD F8 F6 F2 : 4 8 9 19
DIVD F10 F0 F6 : 5 37 38 39
ADDD F6 F8 F2 : 6 11 12 40
