\begin{thenomenclature} 

 \nomgroup{A}

  \item [{ACK}]\begingroup Acknowledge\nomeqref {0}\nompageref{xv}
  \item [{ADC}]\begingroup Analogue to Digital Converter\nomeqref {0}
		\nompageref{xv}
  \item [{ASF}]\begingroup Atmel Software Framework\nomeqref {0}
		\nompageref{xv}
  \item [{CSV}]\begingroup Comma Separated Value\nomeqref {0}
		\nompageref{xv}
  \item [{DAC}]\begingroup Digital to Analogue Converter\nomeqref {0}
		\nompageref{xv}
  \item [{DMIPS}]\begingroup Dhrystone Million Instructions Per Second\nomeqref {0}
		\nompageref{xv}
  \item [{DSP}]\begingroup Digital Signal Processing\nomeqref {0}
		\nompageref{xv}
  \item [{EBI}]\begingroup External Bus Interface\nomeqref {0}
		\nompageref{xv}
  \item [{EEPROM}]\begingroup Electrically Erasable and Programmable Read Only Memory\nomeqref {0}
		\nompageref{xv}
  \item [{FAT}]\begingroup File Allocation Table\nomeqref {0}
		\nompageref{xv}
  \item [{FFT}]\begingroup Fast Fourier Transform\nomeqref {0}
		\nompageref{xv}
  \item [{FIFO}]\begingroup First In - First Out\nomeqref {0}
		\nompageref{xv}
  \item [{FPU}]\begingroup Floating Point Unit\nomeqref {0}
		\nompageref{xv}
  \item [{GPIO}]\begingroup General Purpose Input Output\nomeqref {0}
		\nompageref{xv}
  \item [{HREF}]\begingroup Horizontal Reference\nomeqref {0}
		\nompageref{xv}
  \item [{I$^2$C}]\begingroup Inter-Integrated Circuit\nomeqref {0}
		\nompageref{xv}
  \item [{ISR}]\begingroup Interrupt Service Routine\nomeqref {0}
		\nompageref{xv}
  \item [{kB}]\begingroup Kilobytes\nomeqref {0}\nompageref{xv}
  \item [{NACK}]\begingroup Negative Acknowledge\nomeqref {0}
		\nompageref{xv}
  \item [{NCC}]\begingroup Normalised Cross Correlation\nomeqref {0}
		\nompageref{xv}
  \item [{OE}]\begingroup Output Enable\nomeqref {0}\nompageref{xv}
  \item [{PCB}]\begingroup Printed Circuit Board\nomeqref {0}
		\nompageref{xv}
  \item [{PCLK}]\begingroup Pixel Clock\nomeqref {0}\nompageref{xv}
  \item [{PID}]\begingroup Proportional Integral Derivative\nomeqref {0}
		\nompageref{xv}
  \item [{PWM}]\begingroup Pulse Width Modulation\nomeqref {0}
		\nompageref{xv}
  \item [{RCLK}]\begingroup Read Clock\nomeqref {0}\nompageref{xv}
  \item [{RISC}]\begingroup Reduced Instruction Set Computer\nomeqref {0}
		\nompageref{xv}
  \item [{RRST}]\begingroup Read Reset\nomeqref {0}\nompageref{xv}
  \item [{SAD}]\begingroup Sum of Absolute Differences\nomeqref {0}
		\nompageref{xv}
  \item [{SCCB}]\begingroup Serial Camera Control Bus\nomeqref {0}
		\nompageref{xv}
  \item [{SDRAM}]\begingroup Synchronous Dynamic Random-Access Memory\nomeqref {0}
		\nompageref{xv}
  \item [{SPI}]\begingroup Serial Peripheral Interface\nomeqref {0}
		\nompageref{xv}
  \item [{SRAM}]\begingroup Static Random-Access Memory\nomeqref {0}
		\nompageref{xv}
  \item [{SSD}]\begingroup Sum of Squared Differences\nomeqref {0}
		\nompageref{xv}
  \item [{TWI}]\begingroup Two Wire Interface\nomeqref {0}
		\nompageref{xv}
  \item [{USART}]\begingroup Universal Synchronous/Asynchronous Receiver/Transmitter\nomeqref {0}
		\nompageref{xv}
  \item [{USB}]\begingroup Universal Serial Bus\nomeqref {0}
		\nompageref{xv}
  \item [{VSYNC}]\begingroup Vertical Syncronise\nomeqref {0}
		\nompageref{xv}
  \item [{WEN}]\begingroup Write Enable\nomeqref {0}\nompageref{xv}
  \item [{WRST}]\begingroup Write Reset\nomeqref {0}\nompageref{xv}

\end{thenomenclature}
