module's undeclared outputs)
  reg result; 
endmodule 