
*** Running vivado
    with args -log design_1_main_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_main_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_main_0_0.tcl -notrace
Command: synth_design -top design_1_main_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 452.746 ; gain = 100.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_main_0_0' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/synth/design_1_main_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'main' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/fa4d/sources_1/new/main.v:24]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27288]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (1#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27288]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
INFO: [Synth 8-6155] done synthesizing module 'main' (4#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/fa4d/sources_1/new/main.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_main_0_0' (5#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/synth/design_1_main_0_0.v:57]
WARNING: [Synth 8-3331] design main has unconnected port dtm_cmd_out
WARNING: [Synth 8-3331] design main has unconnected port rst_n
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[11]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[10]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[9]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[8]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[7]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[6]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[5]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[4]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[3]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[2]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[1]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 502.910 ; gain = 150.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 502.910 ; gain = 150.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 502.910 ; gain = 150.645
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/constrs_1/new/pinout.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/constrs_1/new/pinout.xdc] for cell 'inst'
Parsing XDC File [C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_main_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_main_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.634 . Memory (MB): peak = 819.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 819.742 ; gain = 467.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 819.742 ; gain = 467.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_main_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 819.742 ; gain = 467.477
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "msg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sendcntr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msgcntr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 819.742 ; gain = 467.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              171 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    171 Bit        Muxes := 2     
	   2 Input    147 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              171 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    171 Bit        Muxes := 2     
	   2 Input    147 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "msgcntr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sendcntr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design main has unconnected port dtm_cmd_out
WARNING: [Synth 8-3331] design main has unconnected port rst_n
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[11]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[10]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[9]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[8]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[7]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[6]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[5]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[4]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[3]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[2]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[1]
WARNING: [Synth 8-3331] design main has unconnected port dtm_data_out[0]
WARNING: [Synth 8-3332] Sequential element (sendcntr_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[169]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[168]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[167]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[166]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[165]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[164]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[163]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[162]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[161]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[160]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[159]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[158]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[157]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[156]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[155]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[154]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[153]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[152]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[151]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[150]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[149]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[148]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[147]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[146]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[145]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[144]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[143]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[142]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[141]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[140]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[139]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[138]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[137]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[136]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[135]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[134]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[133]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[132]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[131]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[130]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[129]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[128]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[127]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[126]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[125]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[124]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[123]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[122]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[121]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[120]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[119]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[118]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[117]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[116]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[115]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[114]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[113]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[112]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[111]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[110]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[109]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[108]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[107]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[106]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[105]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[104]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[103]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[102]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[101]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[100]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[99]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[98]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[97]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[96]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[95]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[94]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[93]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[92]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[91]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[90]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[89]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[88]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[87]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[86]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[85]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[84]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[83]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[82]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[81]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[80]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[79]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[78]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[77]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[76]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[75]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[74]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[73]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[72]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (msg_reg[71]) is unused and will be removed from module main.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 819.742 ; gain = 467.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 832.316 ; gain = 480.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 832.441 ; gain = 480.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 842.574 ; gain = 490.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 842.574 ; gain = 490.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 842.574 ; gain = 490.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 842.574 ; gain = 490.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 842.574 ; gain = 490.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 842.574 ; gain = 490.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 842.574 ; gain = 490.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    33|
|4     |LUT4   |     5|
|5     |LUT5   |     5|
|6     |ODDR   |     1|
|7     |FDRE   |    29|
|8     |FDSE   |     4|
|9     |OBUFDS |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    89|
|2     |  inst   |main   |    89|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 842.574 ; gain = 490.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 185 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 842.574 ; gain = 173.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 842.574 ; gain = 490.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 853.938 ; gain = 513.324
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_main_0_0_synth_1/design_1_main_0_0.dcp' has been generated.
