<def f='llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h' l='96' ll='98' type='ArrayRef&lt;llvm::MCPhysReg&gt; llvm::RegisterClassInfo::getOrder(const llvm::TargetRegisterClass * RC) const'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='627' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h' l='93'>/// getOrder - Returns the preferred allocation order for RC. The order
  /// contains no reserved registers, and registers that alias callee saved
  /// registers come last.</doc>
<use f='llvm/llvm/lib/CodeGen/AllocationOrder.cpp' l='34' u='c' c='_ZN4llvm15AllocationOrder6createEjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp' l='153' u='c' c='_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='404' u='c' c='_ZN4llvm22CriticalAntiDepBreaker24findSuitableFreeRegisterESt23_Rb_tree_const_iteratorISt4pairIKjPNS_14MachineOperandEEES7_jjPKNS_19TargetRegisterClas1629196'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='139' u='c' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='754' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='807' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='938' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast10useVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='1170' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='1171' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='519' u='c' c='_ZN12_GLOBAL__N_125AArch64A57FPLoadBalancing16scavengeRegisterEPNS_5ChainENS_5ColorERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='100' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='589' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt11findFreeRegERKN4llvm19TargetRegisterClassE'/>
