Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 21 11:02:41 2025
| Host         : YourMum running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           10 |
| Yes          | No                    | No                     |              21 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------+---------------------------------+------------------+----------------+--------------+
|            Clock Signal           |     Enable Signal     |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-----------------------+---------------------------------+------------------+----------------+--------------+
|  clk_mmcm/clm_mmcm/inst/clk_10MHz | pmod_als/fallingEdge  | pmod_als/risingEdge             |                1 |              1 |         1.00 |
|  clk_mmcm/clm_mmcm/inst/clk_10MHz | pmod_als/cs_n_i_1_n_0 |                                 |                1 |              1 |         1.00 |
|  clk_mmcm/clm_mmcm/inst/clk_10MHz | pmod_als/serialData_0 |                                 |                1 |              8 |         8.00 |
|  clk_mmcm/clm_mmcm/inst/clk_10MHz | pmod_als/shift_reg    |                                 |                4 |             12 |         3.00 |
|  clk_mmcm/clm_mmcm/inst/clk_10MHz |                       |                                 |                7 |             14 |         2.00 |
|  clk_mmcm/clm_mmcm/inst/clk_10MHz |                       | clk_mmcm/flop_reg_0             |                4 |             16 |         4.00 |
|  clk_mmcm/clm_mmcm/inst/clk_10MHz |                       | pmod_als/countOneSec[0]_i_1_n_0 |                6 |             24 |         4.00 |
|  clk_mmcm/clm_mmcm/inst/clk_10MHz | pmod_als/index        | pmod_als/index[31]_i_1_n_0      |                9 |             32 |         3.56 |
+-----------------------------------+-----------------------+---------------------------------+------------------+----------------+--------------+


