////////////////////////////////////////////////////////
// RS-232 RX and TX module
// (c) fpga4fun.com & KNJN LLC - 2003 to 2016

// The RS-232 settings are fixed
// RX: 8-bit data, 1 stop, no-parity (the receiver can accept more stop bits of course)
//`define SIMULATION   // in this mode, RX receives one bit per clock cycle (for fast simulations)

////////////////////////////////////////////////////////
module async_receiver(
	input clk,
	input RxD,
	output logic RxD_data_ready,
	input  RxD_clear,
	output logic [7:0] RxD_data
);

parameter ClkFrequency = 100000000;	// 100MHz
parameter Baud = 9600;

// ä¸²å£æŽ¥æ”¶è¿‡é‡‡æ ·å?æ•°é…ç½®
parameter Oversampling = 8;  // å¿…é¡»è®¾ç½®ä¸?2çš„å¹‚æ¬¡æ–¹

// æŽ¥æ”¶çŠ¶æ?å¯„å­˜å™¨ï¼ˆä¾›è¿‡é‡‡æ ·è®¡æ•°åŠåŽç»­çŠ¶æ?æœºä½¿ç”¨ï¼?
logic [3:0] RxD_state = 4'd0;

/* -------------- æ³¢ç‰¹çŽ‡æ—¶é’Ÿç”ŸæˆæŽ§åˆ? & è¾“å…¥å¤„ç† -------------- */
`ifdef SIMULATION
// ä»¿çœŸçŽ¯å¢ƒï¼šæ¯ä¸ªæ—¶é’Ÿå‘¨æœŸæŽ¥æ”¶ä¸€ä½ï¼Œå¿½ç•¥åŒæ­¥æ»¤æ³¢å’Œè¿‡é‡‡æ ·
logic RxD_bit; assign RxD_bit = RxD;
logic sampleNow = 1'b1;
`else
// ---------- ç¬¬ä¸€éƒ¨åˆ†ï¼šæ³¢ç‰¹çŽ‡æ—¶é’Ÿç”Ÿæˆ ----------
logic OversamplingTick;
BaudTickGen #(ClkFrequency, Baud, Oversampling) tickgen(.clk(clk), .enable(1'b1), .tick(OversamplingTick));

// ---------- ç¬¬äºŒéƒ¨åˆ†ï¼šè¿‡é‡‡æ ·æ—¶åºæŽ§åˆ¶ ----------
function integer log2(input integer v); begin log2=0; while(v>>log2) log2=log2+1; end endfunction
localparam l2o = log2(Oversampling);
logic [l2o-2:0] OversamplingCnt = 0;
always_ff @(posedge clk) if(OversamplingTick) OversamplingCnt <= (RxD_state==0) ? 1'd0 : OversamplingCnt + 1'd1;
logic sampleNow;assign sampleNow = OversamplingTick && (OversamplingCnt==Oversampling/2-1);

// ---------- ç¬¬ä¸‰éƒ¨åˆ†ï¼šè¾“å…¥åŒæ­? ----------
logic [1:0] RxD_sync = 2'b11;
always_ff @(posedge clk) if(OversamplingTick) RxD_sync <= {RxD_sync[0], RxD};

// ---------- ç¬¬å››éƒ¨åˆ†ï¼šæ•°å­—æ»¤æ³¢ï¼ˆæŠ—å™ªå£°ï¼‰ ----------
logic [1:0] Filter_cnt = 2'b11; // 2ä½æ»¤æ³¢è®¡æ•°å™¨
logic RxD_bit = 1'b1;           // æ»¤æ³¢åŽçš„æœ?ç»ˆRxDä½è¾“å‡?
always_ff @(posedge clk)
if(OversamplingTick)
begin
	// æ»¤æ³¢è®¡æ•°å™¨ç´¯åŠ?/é€’å‡
	if(RxD_sync[1]==1'b1 && Filter_cnt!=2'b11)
	   Filter_cnt <= Filter_cnt + 1'd1;
	else if(RxD_sync[1]==1'b0 && Filter_cnt!=2'b00)
	   Filter_cnt <= Filter_cnt - 1'd1;

	// æ ¹æ®è®¡æ•°å™¨é¥±å’Œç»“æžœæ›´æ–°æ»¤æ³¢è¾“å‡?
	if(Filter_cnt==2'b11) RxD_bit <= 1'b1;
	else if(Filter_cnt==2'b00) RxD_bit <= 1'b0;
end
`endif
/* ----------------------------------------------- */

/* ----------------- çŠ¶æ?æœº ----------------- */
// çŠ¶æ?ç¼–ç ï¼š0ç©ºé—²ï¼?1èµ·å§‹æ£?æµ‹ï¼Œ2~9æ•°æ®ä½?0~7ï¼?10åœæ­¢
localparam [3:0]
	IDLE         = 4'd0,
	START_CHECK  = 4'd1,
	DATA0        = 4'd2,
	DATA1        = 4'd3,
	DATA2        = 4'd4,
	DATA3        = 4'd5,
	DATA4        = 4'd6,
	DATA5        = 4'd7,
	DATA6        = 4'd8,
	DATA7        = 4'd9,
	STOP         = 4'd10;

logic [7:0] shift_reg = 8'd0;


always_ff @(posedge clk)
case(RxD_state)
	IDLE:        if(~RxD_bit) RxD_state <= `ifdef SIMULATION DATA0 `else START_CHECK `endif; // æ£?æµ‹èµ·å§‹ä½
	START_CHECK: if(sampleNow) RxD_state <= (~RxD_bit ? DATA0 : IDLE);                       // é‡‡æ ·ç¡®è®¤èµ·å§‹ä½?
	DATA0:       if(sampleNow) RxD_state <= DATA1;
	DATA1:       if(sampleNow) RxD_state <= DATA2;
	DATA2:       if(sampleNow) RxD_state <= DATA3;
	DATA3:       if(sampleNow) RxD_state <= DATA4;
	DATA4:       if(sampleNow) RxD_state <= DATA5;
	DATA5:       if(sampleNow) RxD_state <= DATA6;
	DATA6:       if(sampleNow) RxD_state <= DATA7;
	DATA7:       if(sampleNow) RxD_state <= STOP;
	STOP:        if(sampleNow) RxD_state <= IDLE;
	default:                   RxD_state <= IDLE;
endcase
/* ------------------------------------------ */

/* ----------------- ç§»ä½å¯„å­˜å™? ----------------- */
// åœ¨æœ€ä½³é‡‡æ ·ç‚¹æŒ‰çŠ¶æ€è£…è½½ä¸²è¡Œæ•°æ?
always_ff @(posedge clk)
	if(sampleNow) begin
		case(RxD_state)
			DATA0: shift_reg[0] <= RxD_bit;
			DATA1: shift_reg[1] <= RxD_bit;
			DATA2: shift_reg[2] <= RxD_bit;
			DATA3: shift_reg[3] <= RxD_bit;
			DATA4: shift_reg[4] <= RxD_bit;
			DATA5: shift_reg[5] <= RxD_bit;
			DATA6: shift_reg[6] <= RxD_bit;
			DATA7: shift_reg[7] <= RxD_bit;
		endcase
	end
/* ---------------------------------------------- */

// è¾“å‡ºé€»è¾‘ï¼šåœ¨åœæ­¢ä½é‡‡æ ·ä¸ºé«˜æ—¶è¾“å‡ºæ•°æ®æœ‰æ•ˆ
always_ff @(posedge clk)
begin
	if(RxD_clear)
		RxD_data_ready <= 1'b0;
	else if(sampleNow && RxD_state==STOP)
		RxD_data_ready <= RxD_bit; // ä»…åœ¨åœæ­¢ä½æœ‰æ•ˆæ—¶ç½®ä½
end

always_ff @(posedge clk)
	if(sampleNow && RxD_state==STOP && RxD_bit)
		RxD_data <= shift_reg;

endmodule