; ModuleID = '/llk/IR_all_yes/drivers/mmc/host/tmio_mmc_core.c_pt.bc'
source_filename = "../drivers/mmc/host/tmio_mmc_core.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab_gpl+tmio_mmc_enable_mmc_irqs\22, \22a\22\09"
module asm "\09.weak\09__crc_tmio_mmc_enable_mmc_irqs\09\09\09\09"
module asm "\09.long\09__crc_tmio_mmc_enable_mmc_irqs\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tmio_mmc_enable_mmc_irqs:\09\09\09\09\09"
module asm "\09.asciz \09\22tmio_mmc_enable_mmc_irqs\22\09\09\09\09\09"
module asm "__kstrtabns_tmio_mmc_enable_mmc_irqs:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+tmio_mmc_disable_mmc_irqs\22, \22a\22\09"
module asm "\09.weak\09__crc_tmio_mmc_disable_mmc_irqs\09\09\09\09"
module asm "\09.long\09__crc_tmio_mmc_disable_mmc_irqs\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tmio_mmc_disable_mmc_irqs:\09\09\09\09\09"
module asm "\09.asciz \09\22tmio_mmc_disable_mmc_irqs\22\09\09\09\09\09"
module asm "__kstrtabns_tmio_mmc_disable_mmc_irqs:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+tmio_mmc_do_data_irq\22, \22a\22\09"
module asm "\09.weak\09__crc_tmio_mmc_do_data_irq\09\09\09\09"
module asm "\09.long\09__crc_tmio_mmc_do_data_irq\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tmio_mmc_do_data_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22tmio_mmc_do_data_irq\22\09\09\09\09\09"
module asm "__kstrtabns_tmio_mmc_do_data_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+tmio_mmc_irq\22, \22a\22\09"
module asm "\09.weak\09__crc_tmio_mmc_irq\09\09\09\09"
module asm "\09.long\09__crc_tmio_mmc_irq\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tmio_mmc_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22tmio_mmc_irq\22\09\09\09\09\09"
module asm "__kstrtabns_tmio_mmc_irq:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+tmio_mmc_host_alloc\22, \22a\22\09"
module asm "\09.weak\09__crc_tmio_mmc_host_alloc\09\09\09\09"
module asm "\09.long\09__crc_tmio_mmc_host_alloc\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tmio_mmc_host_alloc:\09\09\09\09\09"
module asm "\09.asciz \09\22tmio_mmc_host_alloc\22\09\09\09\09\09"
module asm "__kstrtabns_tmio_mmc_host_alloc:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+tmio_mmc_host_free\22, \22a\22\09"
module asm "\09.weak\09__crc_tmio_mmc_host_free\09\09\09\09"
module asm "\09.long\09__crc_tmio_mmc_host_free\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tmio_mmc_host_free:\09\09\09\09\09"
module asm "\09.asciz \09\22tmio_mmc_host_free\22\09\09\09\09\09"
module asm "__kstrtabns_tmio_mmc_host_free:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+tmio_mmc_host_probe\22, \22a\22\09"
module asm "\09.weak\09__crc_tmio_mmc_host_probe\09\09\09\09"
module asm "\09.long\09__crc_tmio_mmc_host_probe\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tmio_mmc_host_probe:\09\09\09\09\09"
module asm "\09.asciz \09\22tmio_mmc_host_probe\22\09\09\09\09\09"
module asm "__kstrtabns_tmio_mmc_host_probe:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+tmio_mmc_host_remove\22, \22a\22\09"
module asm "\09.weak\09__crc_tmio_mmc_host_remove\09\09\09\09"
module asm "\09.long\09__crc_tmio_mmc_host_remove\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tmio_mmc_host_remove:\09\09\09\09\09"
module asm "\09.asciz \09\22tmio_mmc_host_remove\22\09\09\09\09\09"
module asm "__kstrtabns_tmio_mmc_host_remove:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+tmio_mmc_host_runtime_suspend\22, \22a\22\09"
module asm "\09.weak\09__crc_tmio_mmc_host_runtime_suspend\09\09\09\09"
module asm "\09.long\09__crc_tmio_mmc_host_runtime_suspend\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tmio_mmc_host_runtime_suspend:\09\09\09\09\09"
module asm "\09.asciz \09\22tmio_mmc_host_runtime_suspend\22\09\09\09\09\09"
module asm "__kstrtabns_tmio_mmc_host_runtime_suspend:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+tmio_mmc_host_runtime_resume\22, \22a\22\09"
module asm "\09.weak\09__crc_tmio_mmc_host_runtime_resume\09\09\09\09"
module asm "\09.long\09__crc_tmio_mmc_host_runtime_resume\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tmio_mmc_host_runtime_resume:\09\09\09\09\09"
module asm "\09.asciz \09\22tmio_mmc_host_runtime_resume\22\09\09\09\09\09"
module asm "__kstrtabns_tmio_mmc_host_runtime_resume:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.mmc_host_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.lock_class_key = type { %union.anon.0 }
%union.anon.0 = type { %struct.hlist_node }
%struct.hlist_node = type { ptr, ptr }
%struct.tmio_mmc_host = type { ptr, ptr, ptr, ptr, ptr, %struct.mmc_host_ops, ptr, ptr, ptr, i32, i32, i32, ptr, ptr, i8, ptr, ptr, %struct.tasklet_struct, %struct.scatterlist, ptr, %struct.delayed_work, %struct.work_struct, i32, i32, i32, i32, i32, %struct.spinlock, i32, %struct.mutex, i8, i8, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.tasklet_struct = type { ptr, i32, %struct.atomic_t, i8, %union.anon.79, i32 }
%union.anon.79 = type { ptr }
%struct.scatterlist = type { i32, i32, i32, i32, i32 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.list_head = type { ptr, ptr }
%struct.spinlock = type { %union.anon.1 }
%union.anon.1 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon }
%union.anon = type { i32 }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.platform_device = type { ptr, i32, i8, %struct.device, i64, %struct.device_dma_parameters, i32, ptr, ptr, ptr, ptr, %struct.pdev_archdata }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.pdev_archdata = type { ptr }
%struct.mmc_data = type { i32, i32, i32, i32, i32, i32, i32, i32, ptr, ptr, i32, i32, ptr, i32 }
%struct.thread_info = type { i32, i32, ptr, i32, i32, %struct.cpu_context_save, i32, [16 x i8], [2 x i32], %union.fp_state, %union.vfp_state, i32 }
%struct.cpu_context_save = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [2 x i32] }
%union.fp_state = type { %struct.iwmmxt_struct }
%struct.iwmmxt_struct = type { [38 x i32] }
%union.vfp_state = type { %struct.vfp_hard_struct }
%struct.vfp_hard_struct = type { [32 x i64], i32, i32, i32, i32, i32 }
%struct.task_struct = type { i32, ptr, %struct.refcount_struct, i32, i32, i32, %struct.__call_single_node, i32, i32, ptr, i32, i32, i32, i32, i32, i32, i32, [56 x i8], %struct.sched_entity, %struct.sched_rt_entity, %struct.sched_dl_entity, ptr, %struct.rb_node, i32, i32, ptr, [2 x %struct.uclamp_se], [2 x %struct.uclamp_se], [116 x i8], %struct.sched_statistics, i32, i32, i32, ptr, ptr, %struct.cpumask, ptr, i16, i16, i32, i8, i8, i32, %struct.list_head, i32, i32, %union.rcu_special, i8, %struct.list_head, %struct.sched_info, %struct.list_head, %struct.plist_node, %struct.rb_node, ptr, ptr, %struct.vmacache, %struct.task_rss_stat, i32, i32, i32, i32, i32, i32, i8, [3 x i8], i16, i32, %struct.restart_block, i32, i32, i32, ptr, ptr, %struct.list_head, %struct.list_head, ptr, %struct.list_head, %struct.list_head, ptr, [4 x %struct.hlist_node], %struct.list_head, %struct.list_head, ptr, ptr, ptr, ptr, i64, i64, i64, %struct.prev_cputime, i32, i32, i64, i64, i32, i32, %struct.posix_cputimers, ptr, ptr, ptr, ptr, [16 x i8], ptr, %struct.sysv_sem, %struct.sysv_shm, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, %struct.sigset_t, %struct.sigset_t, %struct.sigset_t, %struct.sigpending, i32, i32, i32, ptr, %struct.kuid_t, i32, %struct.seccomp, %struct.syscall_user_dispatch, i64, i64, %struct.spinlock, %struct.raw_spinlock, %struct.wake_q_node, %struct.rb_root_cached, ptr, ptr, ptr, i32, %struct.irqtrace_events, i32, i64, i32, i32, i32, i64, i32, i32, [48 x %struct.held_lock], i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, ptr, %struct.task_io_accounting, i32, i64, i64, i64, %struct.nodemask_t, %struct.seqcount_spinlock, i32, i32, ptr, %struct.list_head, ptr, %struct.list_head, ptr, %struct.mutex, i32, [2 x ptr], %struct.mutex, %struct.list_head, ptr, i32, i32, %struct.tlbflush_unmap_batch, %union.anon.57, ptr, %struct.page_frag, ptr, i32, i32, i32, i32, i32, i32, [32 x %struct.latency_record], i64, i64, i32, ptr, i32, i32, i32, i32, ptr, ptr, i64, i32, i32, ptr, i32, i32, i32, ptr, ptr, ptr, i32, i32, %struct.kmap_ctrl, i32, i32, ptr, ptr, ptr, ptr, %struct.llist_head, %struct.thread_struct, [84 x i8] }
%struct.__call_single_node = type { %struct.llist_node, %union.anon.20 }
%struct.llist_node = type { ptr }
%union.anon.20 = type { i32 }
%struct.sched_entity = type { %struct.load_weight, %struct.rb_node, %struct.list_head, i32, i64, i64, i64, i64, i64, i32, ptr, ptr, ptr, i32, [36 x i8], %struct.sched_avg }
%struct.load_weight = type { i32, i32 }
%struct.sched_avg = type { i64, i64, i64, i32, i32, i32, i32, i32, [4 x i8], %struct.util_est, [72 x i8] }
%struct.util_est = type { i32, i32 }
%struct.sched_rt_entity = type { %struct.list_head, i32, i32, i32, i16, i16, ptr, ptr, ptr, ptr }
%struct.sched_dl_entity = type { %struct.rb_node, i64, i64, i64, i64, i64, i64, i64, i32, i8, %struct.hrtimer, %struct.hrtimer, ptr }
%struct.uclamp_se = type { i16, [2 x i8] }
%struct.sched_statistics = type { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, [24 x i8] }
%struct.cpumask = type { [1 x i32] }
%union.rcu_special = type { i32 }
%struct.sched_info = type { i32, i64, i64, i64 }
%struct.plist_node = type { i32, %struct.list_head, %struct.list_head }
%struct.vmacache = type { i64, [4 x ptr] }
%struct.task_rss_stat = type { i32, [4 x i32] }
%struct.restart_block = type { i32, ptr, %union.anon.22 }
%union.anon.22 = type { %struct.anon.23 }
%struct.anon.23 = type { ptr, i32, i32, i32, i64, ptr }
%struct.prev_cputime = type { i64, i64, %struct.raw_spinlock }
%struct.posix_cputimers = type { [3 x %struct.posix_cputimer_base], i32, i32 }
%struct.posix_cputimer_base = type { i64, %struct.timerqueue_head }
%struct.timerqueue_head = type { %struct.rb_root_cached }
%struct.sysv_sem = type { ptr }
%struct.sysv_shm = type { %struct.list_head }
%struct.sigset_t = type { [2 x i32] }
%struct.sigpending = type { %struct.list_head, %struct.sigset_t }
%struct.kuid_t = type { i32 }
%struct.seccomp = type { i32, %struct.atomic_t, ptr }
%struct.syscall_user_dispatch = type {}
%struct.wake_q_node = type { ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.irqtrace_events = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.held_lock = type { i64, i32, ptr, ptr, i64, i64, i32, i32 }
%struct.task_io_accounting = type { i64, i64, i64, i64, i64, i64, i64 }
%struct.nodemask_t = type { [1 x i32] }
%struct.seqcount_spinlock = type { %struct.seqcount, ptr }
%struct.seqcount = type { i32, %struct.lockdep_map }
%struct.tlbflush_unmap_batch = type {}
%union.anon.57 = type { %struct.callback_head }
%struct.callback_head = type { ptr, ptr }
%struct.page_frag = type { ptr, i16, i16 }
%struct.latency_record = type { [12 x i32], i32, i32, i32 }
%struct.kmap_ctrl = type { i32, [33 x i32] }
%struct.llist_head = type { ptr }
%struct.thread_struct = type { i32, i32, i32, %struct.debug_info }
%struct.debug_info = type { [32 x ptr] }
%struct.mmc_command = type { i32, i32, [4 x i32], i32, i32, i32, i32, ptr, ptr }
%struct.mmc_host = type { ptr, %struct.device, i32, ptr, ptr, i32, i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i32, i32, i32, i32, %struct.spinlock, %struct.mmc_ios, i16, i32, i32, i32, i32, i32, %struct.timer_list, i8, ptr, %struct.wait_queue_head, ptr, i32, %struct.mmc_ctx, %struct.delayed_work, i32, %struct.mmc_slot, ptr, i32, ptr, %struct.delayed_work, i8, %struct.atomic_t, i32, ptr, i8, %struct.mmc_supply, ptr, ptr, %struct.fault_attr, i32, i32, i32, i32, ptr, ptr, i32, i8, i8, %struct.blk_crypto_profile, i8, [15 x i8], [0 x i32] }
%struct.mmc_ios = type { i32, i16, i32, i8, i8, i8, i8, i8, i8, i8, i8 }
%struct.mmc_ctx = type { ptr }
%struct.mmc_slot = type { i32, i8, ptr }
%struct.mmc_supply = type { ptr, ptr }
%struct.fault_attr = type { i32, i32, %struct.atomic_t, %struct.atomic_t, i32, i8, i32, i32, i32, i32, i32, i32, %struct.ratelimit_state, ptr }
%struct.ratelimit_state = type { %struct.raw_spinlock, i32, i32, i32, i32, i32, i32 }
%struct.blk_crypto_profile = type { %struct.blk_crypto_ll_ops, i32, [4 x i32], ptr, i32, %struct.rw_semaphore, %struct.wait_queue_head, %struct.list_head, %struct.spinlock, ptr, i32, ptr }
%struct.blk_crypto_ll_ops = type { ptr, ptr }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.tmio_mmc_data = type { ptr, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i16, ptr, ptr }
%struct.tmio_mmc_dma_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.mmc_request = type { ptr, ptr, ptr, ptr, %struct.completion, %struct.completion, ptr, ptr, ptr, i8, i32, ptr, i32 }

@__kstrtab_tmio_mmc_enable_mmc_irqs = external dso_local constant [0 x i8], align 1
@__kstrtabns_tmio_mmc_enable_mmc_irqs = external dso_local constant [0 x i8], align 1
@__ksymtab_tmio_mmc_enable_mmc_irqs = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tmio_mmc_enable_mmc_irqs to i32), ptr @__kstrtab_tmio_mmc_enable_mmc_irqs, ptr @__kstrtabns_tmio_mmc_enable_mmc_irqs }, section "___ksymtab_gpl+tmio_mmc_enable_mmc_irqs", align 4
@__kstrtab_tmio_mmc_disable_mmc_irqs = external dso_local constant [0 x i8], align 1
@__kstrtabns_tmio_mmc_disable_mmc_irqs = external dso_local constant [0 x i8], align 1
@__ksymtab_tmio_mmc_disable_mmc_irqs = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tmio_mmc_disable_mmc_irqs to i32), ptr @__kstrtab_tmio_mmc_disable_mmc_irqs, ptr @__kstrtabns_tmio_mmc_disable_mmc_irqs }, section "___ksymtab_gpl+tmio_mmc_disable_mmc_irqs", align 4
@tmio_mmc_do_data_irq._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str, ptr @.str.1, ptr @.str.2, i32 450, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"Spurious data end IRQ\0A\00", [41 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"tmio_mmc_do_data_irq\00", [43 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"drivers/mmc/host/tmio_mmc_core.c\00", [63 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\014\00", [29 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@tmio_mmc_do_data_irq._entry_ptr = internal global ptr @tmio_mmc_do_data_irq._entry, section ".printk_index", align 4
@tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug321 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.1, ptr @.str.2, ptr @.str.6, i8 0, i8 115, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.5 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"tmio_mmc_core\00", [18 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"Completed data request\0A\00", [40 x i8] zeroinitializer }, align 32
@tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug322 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.1, ptr @.str.2, ptr @.str.7, i8 0, i8 119, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.7 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"Complete Rx request %p\0A\00", [40 x i8] zeroinitializer }, align 32
@tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug323 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.1, ptr @.str.2, ptr @.str.8, i8 0, i8 119, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.8 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"Complete Tx request %p\0A\00", [40 x i8] zeroinitializer }, align 32
@tmio_mmc_do_data_irq._entry.9 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.10, ptr @.str.1, ptr @.str.2, i32 485, ptr @.str.11, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"unsupported stop: CMD%u,0x%x. We did CMD12,0\0A\00", [50 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@tmio_mmc_do_data_irq._entry_ptr.12 = internal global ptr @tmio_mmc_do_data_irq._entry.9, section ".printk_index", align 4
@__kstrtab_tmio_mmc_do_data_irq = external dso_local constant [0 x i8], align 1
@__kstrtabns_tmio_mmc_do_data_irq = external dso_local constant [0 x i8], align 1
@__ksymtab_tmio_mmc_do_data_irq = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tmio_mmc_do_data_irq to i32), ptr @__kstrtab_tmio_mmc_do_data_irq, ptr @__kstrtabns_tmio_mmc_do_data_irq }, section "___ksymtab_gpl+tmio_mmc_do_data_irq", align 4
@__kstrtab_tmio_mmc_irq = external dso_local constant [0 x i8], align 1
@__kstrtabns_tmio_mmc_irq = external dso_local constant [0 x i8], align 1
@__ksymtab_tmio_mmc_irq = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tmio_mmc_irq to i32), ptr @__kstrtab_tmio_mmc_irq, ptr @__kstrtabns_tmio_mmc_irq }, section "___ksymtab_gpl+tmio_mmc_irq", align 4
@tmio_mmc_ops = internal constant { %struct.mmc_host_ops, [32 x i8] } { %struct.mmc_host_ops { ptr null, ptr null, ptr @tmio_mmc_request, ptr null, ptr @tmio_mmc_set_ios, ptr @tmio_mmc_get_ro, ptr @tmio_mmc_get_cd, ptr @tmio_mmc_enable_sdio_irq, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @tmio_multi_io_quirk, ptr null }, [32 x i8] zeroinitializer }, align 32
@__kstrtab_tmio_mmc_host_alloc = external dso_local constant [0 x i8], align 1
@__kstrtabns_tmio_mmc_host_alloc = external dso_local constant [0 x i8], align 1
@__ksymtab_tmio_mmc_host_alloc = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tmio_mmc_host_alloc to i32), ptr @__kstrtab_tmio_mmc_host_alloc, ptr @__kstrtabns_tmio_mmc_host_alloc }, section "___ksymtab_gpl+tmio_mmc_host_alloc", align 4
@__kstrtab_tmio_mmc_host_free = external dso_local constant [0 x i8], align 1
@__kstrtabns_tmio_mmc_host_free = external dso_local constant [0 x i8], align 1
@__ksymtab_tmio_mmc_host_free = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tmio_mmc_host_free to i32), ptr @__kstrtab_tmio_mmc_host_free, ptr @__kstrtabns_tmio_mmc_host_free }, section "___ksymtab_gpl+tmio_mmc_host_free", align 4
@.str.13 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"cd\00", [29 x i8] zeroinitializer }, align 32
@tmio_mmc_host_probe.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.14 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"&_host->lock\00", [19 x i8] zeroinitializer }, align 32
@tmio_mmc_host_probe.__key.15 = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.16 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"&_host->ios_lock\00", [47 x i8] zeroinitializer }, align 32
@tmio_mmc_host_probe.__key.17 = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.18 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"(work_completion)(&(&_host->delayed_reset_work)->work)\00", [41 x i8] zeroinitializer }, align 32
@tmio_mmc_host_probe.__key.19 = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.20 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"&(&_host->delayed_reset_work)->timer\00", [59 x i8] zeroinitializer }, align 32
@tmio_mmc_host_probe.__key.21 = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.22 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"(work_completion)(&_host->done)\00", [32 x i8] zeroinitializer }, align 32
@__kstrtab_tmio_mmc_host_probe = external dso_local constant [0 x i8], align 1
@__kstrtabns_tmio_mmc_host_probe = external dso_local constant [0 x i8], align 1
@__ksymtab_tmio_mmc_host_probe = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tmio_mmc_host_probe to i32), ptr @__kstrtab_tmio_mmc_host_probe, ptr @__kstrtabns_tmio_mmc_host_probe }, section "___ksymtab_gpl+tmio_mmc_host_probe", align 4
@__kstrtab_tmio_mmc_host_remove = external dso_local constant [0 x i8], align 1
@__kstrtabns_tmio_mmc_host_remove = external dso_local constant [0 x i8], align 1
@__ksymtab_tmio_mmc_host_remove = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tmio_mmc_host_remove to i32), ptr @__kstrtab_tmio_mmc_host_remove, ptr @__kstrtabns_tmio_mmc_host_remove }, section "___ksymtab_gpl+tmio_mmc_host_remove", align 4
@__kstrtab_tmio_mmc_host_runtime_suspend = external dso_local constant [0 x i8], align 1
@__kstrtabns_tmio_mmc_host_runtime_suspend = external dso_local constant [0 x i8], align 1
@__ksymtab_tmio_mmc_host_runtime_suspend = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tmio_mmc_host_runtime_suspend to i32), ptr @__kstrtab_tmio_mmc_host_runtime_suspend, ptr @__kstrtabns_tmio_mmc_host_runtime_suspend }, section "___ksymtab_gpl+tmio_mmc_host_runtime_suspend", align 4
@__kstrtab_tmio_mmc_host_runtime_resume = external dso_local constant [0 x i8], align 1
@__kstrtabns_tmio_mmc_host_runtime_resume = external dso_local constant [0 x i8], align 1
@__ksymtab_tmio_mmc_host_runtime_resume = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tmio_mmc_host_runtime_resume to i32), ptr @__kstrtab_tmio_mmc_host_runtime_resume, ptr @__kstrtabns_tmio_mmc_host_runtime_resume }, section "___ksymtab_gpl+tmio_mmc_host_runtime_resume", align 4
@__UNIQUE_ID_file333 = internal constant [50 x i8] c"tmio_mmc_core.file=drivers/mmc/host/tmio_mmc_core\00", section ".modinfo", align 1
@__UNIQUE_ID_license334 = internal constant [29 x i8] c"tmio_mmc_core.license=GPL v2\00", section ".modinfo", align 1
@pgprot_kernel = external dso_local local_unnamed_addr global i32, align 4
@system_wq = external dso_local local_unnamed_addr global ptr, align 4
@tmio_mmc_cmd_irq.__UNIQUE_ID_ddebug324 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.23, ptr @.str.2, ptr @.str.24, i8 0, i8 -118, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.23 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"tmio_mmc_cmd_irq\00", [47 x i8] zeroinitializer }, align 32
@.str.24 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"Spurious CMD irq\0A\00", [46 x i8] zeroinitializer }, align 32
@tmio_mmc_pio_irq._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.25, ptr @.str.26, ptr @.str.2, i32 402, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"\013PIO IRQ in DMA mode!\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"tmio_mmc_pio_irq\00", [47 x i8] zeroinitializer }, align 32
@tmio_mmc_pio_irq._entry_ptr = internal global ptr @tmio_mmc_pio_irq._entry, section ".printk_index", align 4
@tmio_mmc_pio_irq.__UNIQUE_ID_ddebug319 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.26, ptr @.str.2, ptr @.str.27, i8 0, i8 101, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.27 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"Spurious PIO IRQ\0A\00", [46 x i8] zeroinitializer }, align 32
@tmio_mmc_pio_irq.__UNIQUE_ID_ddebug320 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.26, ptr @.str.2, ptr @.str.28, i8 0, i8 104, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.28 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"count: %08x offset: %08x flags %08x\0A\00", [59 x i8] zeroinitializer }, align 32
@tmio_mmc_request.__UNIQUE_ID_ddebug326 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.29, ptr @.str.2, ptr @.str.30, i8 0, i8 -60, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.29 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"tmio_mmc_request\00", [47 x i8] zeroinitializer }, align 32
@.str.30 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"request not null\0A\00", [46 x i8] zeroinitializer }, align 32
@jiffies = external dso_local global i32, section ".data..cacheline_aligned", align 128
@tmio_mmc_start_data.__UNIQUE_ID_ddebug325 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.31, ptr @.str.2, ptr @.str.32, i8 0, i8 -78, i8 -128, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.31 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"tmio_mmc_start_data\00", [44 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"setup data transfer: blocksize %08x  nr_blocks %d\0A\00", [45 x i8] zeroinitializer }, align 32
@tmio_mmc_start_data._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.33, ptr @.str.31, ptr @.str.2, i32 723, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.33 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"\013%s: %d byte block unsupported in 4/8 bit mode\0A\00", [47 x i8] zeroinitializer }, align 32
@tmio_mmc_start_data._entry_ptr = internal global ptr @tmio_mmc_start_data._entry, section ".printk_index", align 4
@tmio_mmc_start_command.__UNIQUE_ID_ddebug318 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.34, ptr @.str.2, ptr @.str.35, i8 0, i8 71, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.34 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"tmio_mmc_start_command\00", [41 x i8] zeroinitializer }, align 32
@.str.35 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Unknown response type %d\0A\00", [38 x i8] zeroinitializer }, align 32
@tmio_mmc_set_ios.__UNIQUE_ID_ddebug328 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.36, ptr @.str.2, ptr @.str.37, i8 0, i8 -21, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.36 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"tmio_mmc_set_ios\00", [47 x i8] zeroinitializer }, align 32
@.str.37 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"%s.%d: concurrent .set_ios(), clk %u, mode %u\0A\00", [49 x i8] zeroinitializer }, align 32
@tmio_mmc_set_ios.__UNIQUE_ID_ddebug329 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.36, ptr @.str.2, ptr @.str.38, i8 0, i8 -20, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.38 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"%s.%d: CMD%u active since %lu, now %lu!\0A\00", [55 x i8] zeroinitializer }, align 32
@tmio_mmc_set_ios.__UNIQUE_ID_ddebug330 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.36, ptr @.str.2, ptr @.str.39, i8 0, i8 -9, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.39 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"%s.%d: IOS interrupted: clk %u, mode %u\00", [56 x i8] zeroinitializer }, align 32
@tmio_mmc_power_on.__UNIQUE_ID_ddebug327 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.5, ptr @.str.40, ptr @.str.2, ptr @.str.41, i8 0, i8 -35, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.40 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"tmio_mmc_power_on\00", [46 x i8] zeroinitializer }, align 32
@.str.41 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Regulators failed to power up: %d\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.42 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"toshiba,mmc-wrprotect-disable\00", [34 x i8] zeroinitializer }, align 32
@tmio_mmc_reset_work._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.43, ptr @.str.44, ptr @.str.2, i32 237, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.43 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"timeout waiting for hardware interrupt (CMD%u)\0A\00", [48 x i8] zeroinitializer }, align 32
@.str.44 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"tmio_mmc_reset_work\00", [44 x i8] zeroinitializer }, align 32
@tmio_mmc_reset_work._entry_ptr = internal global ptr @tmio_mmc_reset_work._entry, section ".printk_index", align 4
@__sancov_gen_cov_switch_values = internal global [4 x i64] [i64 2, i64 8, i64 0, i64 3]
@__sancov_gen_cov_switch_values.45 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 4294967212]
@__sancov_gen_cov_switch_values.46 = internal global [5 x i64] [i64 3, i64 8, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.47 = internal global [4 x i64] [i64 2, i64 8, i64 0, i64 3]
@__sancov_gen_cov_switch_values.48 = internal global [4 x i64] [i64 2, i64 8, i64 0, i64 3]
@__sancov_gen_cov_switch_values.49 = internal global [8 x i64] [i64 6, i64 32, i64 0, i64 1, i64 7, i64 17, i64 21, i64 29]
@___asan_gen_.67 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 450, i32 3 }
@___asan_gen_.73 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 461, i32 2 }
@___asan_gen_.76 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 475, i32 3 }
@___asan_gen_.79 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 478, i32 3 }
@___asan_gen_.88 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 484, i32 4 }
@___asan_gen_.89 = private unnamed_addr constant [13 x i8] c"tmio_mmc_ops\00", align 1
@___asan_gen_.91 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 1023, i32 28 }
@___asan_gen_.94 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 1151, i32 34 }
@___asan_gen_.100 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 1194, i32 2 }
@___asan_gen_.106 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 1195, i32 2 }
@___asan_gen_.118 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 1198, i32 2 }
@___asan_gen_.119 = private unnamed_addr constant [6 x i8] c"__key\00", align 1
@___asan_gen_.124 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 1199, i32 2 }
@___asan_gen_.130 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 555, i32 3 }
@___asan_gen_.139 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 402, i32 3 }
@___asan_gen_.142 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 405, i32 3 }
@___asan_gen_.145 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 416, i32 2 }
@___asan_gen_.151 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 784, i32 3 }
@___asan_gen_.157 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 713, i32 2 }
@___asan_gen_.163 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 722, i32 4 }
@___asan_gen_.169 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 287, i32 3 }
@___asan_gen_.175 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 937, i32 4 }
@___asan_gen_.178 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 943, i32 4 }
@___asan_gen_.181 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 985, i32 3 }
@___asan_gen_.187 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 886, i32 3 }
@___asan_gen_.190 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 1069, i32 26 }
@___asan_gen_.191 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.197 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.198 = private constant [36 x i8] c"../drivers/mmc/host/tmio_mmc_core.c\00", align 1
@___asan_gen_.199 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.198, i32 235, i32 2 }
@llvm.compiler.used = appending global [67 x ptr] [ptr @__UNIQUE_ID_file333, ptr @__UNIQUE_ID_license334, ptr @__ksymtab_tmio_mmc_disable_mmc_irqs, ptr @__ksymtab_tmio_mmc_do_data_irq, ptr @__ksymtab_tmio_mmc_enable_mmc_irqs, ptr @__ksymtab_tmio_mmc_host_alloc, ptr @__ksymtab_tmio_mmc_host_free, ptr @__ksymtab_tmio_mmc_host_probe, ptr @__ksymtab_tmio_mmc_host_remove, ptr @__ksymtab_tmio_mmc_host_runtime_resume, ptr @__ksymtab_tmio_mmc_host_runtime_suspend, ptr @__ksymtab_tmio_mmc_irq, ptr @tmio_mmc_do_data_irq._entry, ptr @tmio_mmc_do_data_irq._entry.9, ptr @tmio_mmc_do_data_irq._entry_ptr, ptr @tmio_mmc_do_data_irq._entry_ptr.12, ptr @tmio_mmc_pio_irq._entry, ptr @tmio_mmc_pio_irq._entry_ptr, ptr @tmio_mmc_reset_work._entry, ptr @tmio_mmc_reset_work._entry_ptr, ptr @tmio_mmc_start_data._entry, ptr @tmio_mmc_start_data._entry_ptr, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.10, ptr @.str.11, ptr @tmio_mmc_ops, ptr @.str.13, ptr @tmio_mmc_host_probe.__key, ptr @.str.14, ptr @tmio_mmc_host_probe.__key.15, ptr @.str.16, ptr @tmio_mmc_host_probe.__key.17, ptr @.str.18, ptr @tmio_mmc_host_probe.__key.19, ptr @.str.20, ptr @tmio_mmc_host_probe.__key.21, ptr @.str.22, ptr @.str.23, ptr @.str.24, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @.str.28, ptr @.str.29, ptr @.str.30, ptr @.str.31, ptr @.str.32, ptr @.str.33, ptr @.str.34, ptr @.str.35, ptr @.str.36, ptr @.str.37, ptr @.str.38, ptr @.str.39, ptr @.str.40, ptr @.str.41, ptr @.str.42, ptr @.str.43, ptr @.str.44], section "llvm.metadata"
@0 = internal global [50 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tmio_mmc_do_data_irq._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.73 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.73 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.79 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tmio_mmc_do_data_irq._entry.9 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tmio_mmc_ops to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.89 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.91 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tmio_mmc_host_probe.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.119 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.100 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.100 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tmio_mmc_host_probe.__key.15 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.119 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tmio_mmc_host_probe.__key.17 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.119 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tmio_mmc_host_probe.__key.19 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.119 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tmio_mmc_host_probe.__key.21 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.119 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.124 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.124 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tmio_mmc_pio_irq._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.151 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.151 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.157 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.157 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tmio_mmc_start_data._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.169 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.35 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.169 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.38 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.181 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.40 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.187 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.41 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.187 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.42 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tmio_mmc_reset_work._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.199 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.43 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.199 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.44 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.197 to i32), i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.199 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @tmio_mmc_enable_mmc_irqs(ptr nocapture noundef %host, i32 noundef %i) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %i, 54525981
  %neg = xor i32 %and, -1
  %sdcard_irq_mask = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 22
  %0 = ptrtoint ptr %sdcard_irq_mask to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %sdcard_irq_mask, align 4
  %and1 = and i32 %1, %neg
  store i32 %and1, ptr %sdcard_irq_mask, align 4
  %sdcard_irq_setbit_mask.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 25
  %2 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %or.i = or i32 %3, %and1
  %conv.i = trunc i32 %or.i to i16
  %4 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %host, align 4
  %bus_shift.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %6 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 32, %7
  %add.ptr.i = getelementptr i8, ptr %5, i32 %shl.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %8 = tail call i16 @llvm.bswap.i16(i16 %conv.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i, i16 %8) #7, !srcloc !127
  %shr.i = lshr i32 %or.i, 16
  %conv2.i = trunc i32 %shr.i to i16
  %9 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %host, align 4
  %11 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %bus_shift.i, align 4
  %shl5.i = shl i32 34, %12
  %add.ptr6.i = getelementptr i8, ptr %10, i32 %shl5.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %13 = tail call i16 @llvm.bswap.i16(i16 %conv2.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i, i16 %13) #7, !srcloc !127
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @tmio_mmc_disable_mmc_irqs(ptr nocapture noundef %host, i32 noundef %i) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %i, 54525981
  %sdcard_irq_mask = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 22
  %0 = ptrtoint ptr %sdcard_irq_mask to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %sdcard_irq_mask, align 4
  %or = or i32 %1, %and
  store i32 %or, ptr %sdcard_irq_mask, align 4
  %sdcard_irq_setbit_mask.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 25
  %2 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %or.i = or i32 %3, %or
  %conv.i = trunc i32 %or.i to i16
  %4 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %host, align 4
  %bus_shift.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %6 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 32, %7
  %add.ptr.i = getelementptr i8, ptr %5, i32 %shl.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %8 = tail call i16 @llvm.bswap.i16(i16 %conv.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i, i16 %8) #7, !srcloc !127
  %shr.i = lshr i32 %or.i, 16
  %conv2.i = trunc i32 %shr.i to i16
  %9 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %host, align 4
  %11 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %bus_shift.i, align 4
  %shl5.i = shl i32 34, %12
  %add.ptr6.i = getelementptr i8, ptr %10, i32 %shl5.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %13 = tail call i16 @llvm.bswap.i16(i16 %conv2.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i, i16 %13) #7, !srcloc !127
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @tmio_mmc_do_data_irq(ptr noundef %host) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %data1 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 3
  %0 = ptrtoint ptr %data1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %data1, align 4
  store ptr null, ptr %data1, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %do.end, label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %pdev = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 12
  %2 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pdev, align 4
  %dev = getelementptr inbounds %struct.platform_device, ptr %3, i32 0, i32 3
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %dev, ptr noundef nonnull @.str) #10
  br label %cleanup

if.end:                                           ; preds = %entry
  %stop3 = getelementptr inbounds %struct.mmc_data, ptr %1, i32 0, i32 8
  %4 = ptrtoint ptr %stop3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %stop3, align 4
  %error = getelementptr inbounds %struct.mmc_data, ptr %1, i32 0, i32 5
  %6 = ptrtoint ptr %error to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %error, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %tobool4.not = icmp eq i32 %7, 0
  br i1 %tobool4.not, label %if.then5, label %if.end.do.body8_crit_edge

if.end.do.body8_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.body8

if.then5:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %blocks = getelementptr inbounds %struct.mmc_data, ptr %1, i32 0, i32 3
  %8 = ptrtoint ptr %blocks to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %blocks, align 4
  %blksz = getelementptr inbounds %struct.mmc_data, ptr %1, i32 0, i32 2
  %10 = ptrtoint ptr %blksz to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %blksz, align 4
  %mul = mul i32 %11, %9
  br label %do.body8

do.body8:                                         ; preds = %if.then5, %if.end.do.body8_crit_edge
  %.sink = phi i32 [ %mul, %if.then5 ], [ 0, %if.end.do.body8_crit_edge ]
  %12 = getelementptr inbounds %struct.mmc_data, ptr %1, i32 0, i32 7
  %13 = ptrtoint ptr %12 to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %.sink, ptr %12, align 4
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug321, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_do_data_irq, %if.then12)) #7
          to label %do.end15 [label %if.then12], !srcloc !128

if.then12:                                        ; preds = %do.body8
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug321, ptr noundef nonnull @.str.6) #7
  br label %do.end15

do.end15:                                         ; preds = %if.then12, %do.body8
  %flags = getelementptr inbounds %struct.mmc_data, ptr %1, i32 0, i32 6
  %14 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %flags, align 4
  %and = and i32 %15, 512
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool16.not = icmp eq i32 %and, 0
  br i1 %tobool16.not, label %do.body40, label %if.then17

if.then17:                                        ; preds = %do.end15
  %dma_on = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 14
  %16 = ptrtoint ptr %dma_on to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %dma_on, align 4, !range !129
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %17)
  %tobool18.not = icmp eq i8 %17, 0
  br i1 %tobool18.not, label %if.then17.do.body21_crit_edge, label %if.then19

if.then17.do.body21_crit_edge:                    ; preds = %if.then17
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.body21

if.then19:                                        ; preds = %if.then17
  %sg_ptr.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 7
  %18 = ptrtoint ptr %sg_ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %sg_ptr.i, align 4
  %bounce_sg.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 18
  %cmp.i = icmp eq ptr %19, %bounce_sg.i
  br i1 %cmp.i, label %if.then.i, label %if.then19.do.body21_crit_edge

if.then19.do.body21_crit_edge:                    ; preds = %if.then19
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.body21

if.then.i:                                        ; preds = %if.then19
  %sg_orig.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 8
  %20 = ptrtoint ptr %sg_orig.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sg_orig.i, align 4
  %22 = tail call i32 asm sideeffect "\09mrs\09$0, cpsr\09@ arch_local_irq_save\0A\09cpsid\09i", "=r,~{memory},~{cc}"() #7, !srcloc !130
  %and.i.i.i = and i32 %22, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %tobool.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.then.i.do.end10.i.i_crit_edge

if.then.i.do.end10.i.i_crit_edge:                 ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end10.i.i

if.then.i.i:                                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @trace_hardirqs_off() #7
  br label %do.end10.i.i

do.end10.i.i:                                     ; preds = %if.then.i.i, %if.then.i.do.end10.i.i_crit_edge
  %23 = ptrtoint ptr %21 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %21, align 4
  %and.i.i.i.i = and i32 %24, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i.i)
  %tobool.i.not.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %tobool.i.not.i.i.i, label %tmio_mmc_kmap_atomic.exit.i, label %do.body2.i.i.i, !prof !131

do.body2.i.i.i:                                   ; preds = %do.end10.i.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22include/linux/scatterlist.h\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 144, 0\0A.popsection", ""() #7, !srcloc !132
  unreachable

tmio_mmc_kmap_atomic.exit.i:                      ; preds = %do.end10.i.i
  %and.i15.i.i = and i32 %24, -4
  %25 = inttoptr i32 %and.i15.i.i to ptr
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @pgprot_kernel to i32))
  %26 = load i32, ptr @pgprot_kernel, align 4
  %or.i.i.i = or i32 %26, 512
  %27 = tail call i32 @llvm.read_register.i32(metadata !116) #7
  %and.i.i.i.i.i.i.i = and i32 %27, -16384
  %28 = inttoptr i32 %and.i.i.i.i.i.i.i to ptr
  %preempt_count.i.i.i.i.i.i = getelementptr inbounds %struct.thread_info, ptr %28, i32 0, i32 1
  %29 = ptrtoint ptr %preempt_count.i.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %preempt_count.i.i.i.i.i.i, align 4
  %add.i.i.i.i.i = add i32 %30, 1
  store volatile i32 %add.i.i.i.i.i, ptr %preempt_count.i.i.i.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #7, !srcloc !133
  %31 = tail call i32 @llvm.read_register.i32(metadata !116) #7
  %and.i.i.i1.i.i.i.i = and i32 %31, -16384
  %32 = inttoptr i32 %and.i.i.i1.i.i.i.i to ptr
  %task.i.i.i.i.i.i = getelementptr inbounds %struct.thread_info, ptr %32, i32 0, i32 2
  %33 = ptrtoint ptr %task.i.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %task.i.i.i.i.i.i, align 8
  %pagefault_disabled.i.i.i.i.i.i = getelementptr inbounds %struct.task_struct, ptr %34, i32 0, i32 213
  %35 = ptrtoint ptr %pagefault_disabled.i.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %pagefault_disabled.i.i.i.i.i.i, align 8
  %inc.i.i.i.i.i.i = add i32 %36, 1
  store i32 %inc.i.i.i.i.i.i, ptr %pagefault_disabled.i.i.i.i.i.i, align 8
  tail call void asm sideeffect "", "~{memory}"() #7, !srcloc !134
  %call.i.i.i.i = tail call ptr @__kmap_local_page_prot(ptr noundef %25, i32 noundef %or.i.i.i) #7
  %offset.i.i = getelementptr inbounds %struct.scatterlist, ptr %21, i32 0, i32 1
  %37 = ptrtoint ptr %offset.i.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %offset.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %call.i.i.i.i, i32 %38
  %bounce_buf.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 19
  %39 = ptrtoint ptr %bounce_buf.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %bounce_buf.i, align 4
  %length.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 18, i32 2
  %41 = ptrtoint ptr %length.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %length.i, align 4
  %43 = call ptr @memcpy(ptr %add.ptr.i.i, ptr %40, i32 %42)
  %44 = ptrtoint ptr %sg_orig.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %sg_orig.i, align 4
  %offset.i9.i = getelementptr inbounds %struct.scatterlist, ptr %45, i32 0, i32 1
  %46 = ptrtoint ptr %offset.i9.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %offset.i9.i, align 4
  %idx.neg.i.i = sub i32 0, %47
  %add.ptr.i10.i = getelementptr i8, ptr %add.ptr.i.i, i32 %idx.neg.i.i
  tail call void @kunmap_local_indexed(ptr noundef %add.ptr.i10.i) #7
  tail call void asm sideeffect "", "~{memory}"() #7, !srcloc !135
  %48 = tail call i32 @llvm.read_register.i32(metadata !116) #7
  %and.i.i.i1.i.i.i = and i32 %48, -16384
  %49 = inttoptr i32 %and.i.i.i1.i.i.i to ptr
  %task.i.i.i.i.i = getelementptr inbounds %struct.thread_info, ptr %49, i32 0, i32 2
  %50 = ptrtoint ptr %task.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %task.i.i.i.i.i, align 8
  %pagefault_disabled.i.i.i.i.i = getelementptr inbounds %struct.task_struct, ptr %51, i32 0, i32 213
  %52 = ptrtoint ptr %pagefault_disabled.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %pagefault_disabled.i.i.i.i.i, align 8
  %dec.i.i.i.i.i = add i32 %53, -1
  store i32 %dec.i.i.i.i.i, ptr %pagefault_disabled.i.i.i.i.i, align 8
  tail call void asm sideeffect "", "~{memory}"() #7, !srcloc !136
  %54 = tail call i32 @llvm.read_register.i32(metadata !116) #7
  %and.i.i.i.i.i.i = and i32 %54, -16384
  %55 = inttoptr i32 %and.i.i.i.i.i.i to ptr
  %preempt_count.i.i.i.i.i = getelementptr inbounds %struct.thread_info, ptr %55, i32 0, i32 1
  %56 = ptrtoint ptr %preempt_count.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load volatile i32, ptr %preempt_count.i.i.i.i.i, align 4
  %sub.i.i.i.i = add i32 %57, -1
  store volatile i32 %sub.i.i.i.i, ptr %preempt_count.i.i.i.i.i, align 4
  br i1 %tobool.not.i.i, label %if.then.i13.i, label %tmio_mmc_kmap_atomic.exit.i.do.body5.i.i_crit_edge

tmio_mmc_kmap_atomic.exit.i.do.body5.i.i_crit_edge: ; preds = %tmio_mmc_kmap_atomic.exit.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.body5.i.i

if.then.i13.i:                                    ; preds = %tmio_mmc_kmap_atomic.exit.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @trace_hardirqs_on() #7
  br label %do.body5.i.i

do.body5.i.i:                                     ; preds = %if.then.i13.i, %tmio_mmc_kmap_atomic.exit.i.do.body5.i.i_crit_edge
  %58 = tail call i32 asm sideeffect "\09mrs\09$0, cpsr\09@ local_save_flags", "=r,~{memory},~{cc}"() #7, !srcloc !137
  %and.i.i.i14.i = and i32 %58, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i14.i)
  %tobool13.not.i.i = icmp eq i32 %and.i.i.i14.i, 0
  br i1 %tobool13.not.i.i, label %if.then17.i.i, label %do.body5.i.i.tmio_mmc_kunmap_atomic.exit.i_crit_edge, !prof !138

do.body5.i.i.tmio_mmc_kunmap_atomic.exit.i_crit_edge: ; preds = %do.body5.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_kunmap_atomic.exit.i

if.then17.i.i:                                    ; preds = %do.body5.i.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @warn_bogus_irq_restore() #7
  br label %tmio_mmc_kunmap_atomic.exit.i

tmio_mmc_kunmap_atomic.exit.i:                    ; preds = %if.then17.i.i, %do.body5.i.i.tmio_mmc_kunmap_atomic.exit.i_crit_edge
  tail call void asm sideeffect "\09msr\09cpsr_c, $0\09@ local_irq_restore", "r,~{memory},~{cc}"(i32 %22) #7, !srcloc !139
  br label %do.body21

do.body21:                                        ; preds = %tmio_mmc_kunmap_atomic.exit.i, %if.then19.do.body21_crit_edge, %if.then17.do.body21_crit_edge
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug322, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_do_data_irq, %if.then33)) #7
          to label %if.end59 [label %if.then33], !srcloc !128

if.then33:                                        ; preds = %do.body21
  call void @__sanitizer_cov_trace_pc() #9
  %pdev34 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 12
  %59 = ptrtoint ptr %pdev34 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %pdev34, align 4
  %dev35 = getelementptr inbounds %struct.platform_device, ptr %60, i32 0, i32 3
  %mrq = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 2
  %61 = ptrtoint ptr %mrq to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %mrq, align 4
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug322, ptr noundef %dev35, ptr noundef nonnull @.str.7, ptr noundef %62) #7
  br label %if.end59

do.body40:                                        ; preds = %do.end15
  call void @__sanitizer_cov_trace_pc() #9
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug323, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_do_data_irq, %if.then52)) #7
          to label %if.end59 [label %if.then52], !srcloc !128

if.then52:                                        ; preds = %do.body40
  call void @__sanitizer_cov_trace_pc() #9
  %pdev53 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 12
  %63 = ptrtoint ptr %pdev53 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %pdev53, align 4
  %dev54 = getelementptr inbounds %struct.platform_device, ptr %64, i32 0, i32 3
  %mrq55 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 2
  %65 = ptrtoint ptr %mrq55 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %mrq55, align 4
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug323, ptr noundef %dev54, ptr noundef nonnull @.str.8, ptr noundef %66) #7
  br label %if.end59

if.end59:                                         ; preds = %if.then52, %do.body40, %if.then33, %do.body21
  %tobool60.not = icmp eq ptr %5, null
  br i1 %tobool60.not, label %if.end59.if.end75_crit_edge, label %land.lhs.true

if.end59.if.end75_crit_edge:                      ; preds = %if.end59
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end75

land.lhs.true:                                    ; preds = %if.end59
  %mrq61 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 2
  %67 = ptrtoint ptr %mrq61 to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %mrq61, align 4
  %69 = ptrtoint ptr %68 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %68, align 4
  %tobool62.not = icmp eq ptr %70, null
  br i1 %tobool62.not, label %if.then63, label %land.lhs.true.if.end75_crit_edge

land.lhs.true.if.end75_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end75

if.then63:                                        ; preds = %land.lhs.true
  %71 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %5, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 12, i32 %72)
  %cmp.not = icmp eq i32 %72, 12
  br i1 %cmp.not, label %lor.lhs.false, label %if.then63.do.end68_crit_edge

if.then63.do.end68_crit_edge:                     ; preds = %if.then63
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end68

lor.lhs.false:                                    ; preds = %if.then63
  %arg = getelementptr inbounds %struct.mmc_command, ptr %5, i32 0, i32 1
  %73 = ptrtoint ptr %arg to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %arg, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %74)
  %tobool64.not = icmp eq i32 %74, 0
  br i1 %tobool64.not, label %lor.lhs.false.if.end73_crit_edge, label %lor.lhs.false.do.end68_crit_edge

lor.lhs.false.do.end68_crit_edge:                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end68

lor.lhs.false.if.end73_crit_edge:                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end73

do.end68:                                         ; preds = %lor.lhs.false.do.end68_crit_edge, %if.then63.do.end68_crit_edge
  %pdev69 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 12
  %75 = ptrtoint ptr %pdev69 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %pdev69, align 4
  %dev70 = getelementptr inbounds %struct.platform_device, ptr %76, i32 0, i32 3
  %arg72 = getelementptr inbounds %struct.mmc_command, ptr %5, i32 0, i32 1
  %77 = ptrtoint ptr %arg72 to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %arg72, align 4
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %dev70, ptr noundef nonnull @.str.10, i32 noundef %72, i32 noundef %78) #10
  br label %if.end73

if.end73:                                         ; preds = %do.end68, %lor.lhs.false.if.end73_crit_edge
  %79 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %host, align 4
  %bus_shift.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %81 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 12, %82
  %add.ptr.i = getelementptr i8, ptr %80, i32 %shl.i
  %83 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %84 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %host, align 4
  %86 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %bus_shift.i, align 4
  %shl3.i = shl i32 14, %87
  %add.ptr4.i = getelementptr i8, ptr %85, i32 %shl3.i
  %88 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr4.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %89 = zext i16 %88 to i32
  %90 = zext i16 %83 to i32
  %91 = shl nuw i32 %90, 16
  %92 = or i32 %91, %89
  %93 = tail call i32 @llvm.bswap.i32(i32 %92) #7
  %resp = getelementptr inbounds %struct.mmc_command, ptr %5, i32 0, i32 2
  %94 = ptrtoint ptr %resp to i32
  call void @__asan_store4_noabort(i32 %94)
  store i32 %93, ptr %resp, align 4
  %write16_hook.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 36
  %95 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i = icmp eq ptr %96, null
  br i1 %tobool.not.i, label %if.end73.if.end.i_crit_edge, label %land.lhs.true.i

if.end73.if.end.i_crit_edge:                      ; preds = %if.end73
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %if.end73
  %call.i = tail call i32 %96(ptr noundef %host, i32 noundef 8) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool2.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool2.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %land.lhs.true.i.if.end75_crit_edge

land.lhs.true.i.if.end75_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end75

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

if.end.i:                                         ; preds = %land.lhs.true.i.if.end.i_crit_edge, %if.end73.if.end.i_crit_edge
  %97 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %host, align 4
  %99 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %bus_shift.i, align 4
  %shl.i111 = shl i32 8, %100
  %add.ptr.i112 = getelementptr i8, ptr %98, i32 %shl.i111
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i112, i16 0) #7, !srcloc !127
  br label %if.end75

if.end75:                                         ; preds = %if.end.i, %land.lhs.true.i.if.end75_crit_edge, %land.lhs.true.if.end75_crit_edge, %if.end59.if.end75_crit_edge
  %done = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 21
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @system_wq to i32))
  %101 = load ptr, ptr @system_wq, align 4
  %call.i.i = tail call zeroext i1 @queue_work_on(i32 noundef 4, ptr noundef %101, ptr noundef %done) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end75, %do.end
  ret void
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_warn(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_pr_debug(ptr noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_dev_dbg(ptr noundef, ptr noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @tmio_mmc_irq(i32 %irq, ptr noundef %devid) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %devid, align 4
  %bus_shift.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 11
  %2 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 28, %3
  %add.ptr.i = getelementptr i8, ptr %1, i32 %shl.i
  %4 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %5 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %devid, align 4
  %7 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %bus_shift.i, align 4
  %shl3.i = shl i32 30, %8
  %add.ptr4.i = getelementptr i8, ptr %6, i32 %shl3.i
  %9 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr4.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %10 = zext i16 %9 to i32
  %11 = zext i16 %4 to i32
  %12 = shl nuw i32 %11, 16
  %13 = or i32 %12, %10
  %14 = tail call i32 @llvm.bswap.i32(i32 %13) #7
  %sdcard_irq_mask = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 22
  %15 = ptrtoint ptr %sdcard_irq_mask to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %sdcard_irq_mask, align 4
  %neg = and i32 %16, 54525981
  %and = xor i32 %neg, 54525981
  %and1 = and i32 %and, %14
  %sdcard_irq_setbit_mask.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 25
  %17 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %or.i = or i32 %18, 54525981
  %conv.i = trunc i32 %or.i to i16
  %19 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %devid, align 4
  %21 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %bus_shift.i, align 4
  %shl.i20 = shl i32 28, %22
  %add.ptr.i21 = getelementptr i8, ptr %20, i32 %shl.i20
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %23 = tail call i16 @llvm.bswap.i16(i16 %conv.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i21, i16 %23) #7, !srcloc !127
  %shr.i = lshr i32 %or.i, 16
  %conv2.i = trunc i32 %shr.i to i16
  %24 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %devid, align 4
  %26 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %bus_shift.i, align 4
  %shl5.i = shl i32 30, %27
  %add.ptr6.i = getelementptr i8, ptr %25, i32 %shl5.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %28 = tail call i16 @llvm.bswap.i16(i16 %conv2.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i, i16 %28) #7, !srcloc !127
  %mmc1.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 4
  %29 = ptrtoint ptr %mmc1.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %mmc1.i, align 4
  %and.i = and i32 %and1, 24
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end, label %if.then.i

if.then.i:                                        ; preds = %entry
  %31 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %33 = trunc i32 %32 to i16
  %conv.i.i.i = or i16 %33, -25
  %34 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %devid, align 4
  %36 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i.i = shl i32 28, %37
  %add.ptr.i.i.i = getelementptr i8, ptr %35, i32 %shl.i.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %38 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i.i, i16 %38) #7, !srcloc !127
  %39 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %devid, align 4
  %41 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %bus_shift.i, align 4
  %shl5.i.i.i = shl i32 30, %42
  %add.ptr6.i.i.i = getelementptr i8, ptr %40, i32 %shl5.i.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i.i, i16 -1) #7, !srcloc !127
  %and2.i = and i32 %and1, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2.i)
  %tobool3.not.i = icmp eq i32 %and2.i, 0
  br i1 %tobool3.not.i, label %if.then.i.lor.lhs.false.i_crit_edge, label %land.lhs.true.i

if.then.i.lor.lhs.false.i_crit_edge:              ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %lor.lhs.false.i

land.lhs.true.i:                                  ; preds = %if.then.i
  %card.i = getelementptr inbounds %struct.mmc_host, ptr %30, i32 0, i32 37
  %43 = ptrtoint ptr %card.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %card.i, align 4
  %tobool4.not.i = icmp eq ptr %44, null
  br i1 %tobool4.not.i, label %land.lhs.true.i.lor.lhs.false.i_crit_edge, label %land.lhs.true.i.land.lhs.true10.i_crit_edge

land.lhs.true.i.land.lhs.true10.i_crit_edge:      ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %land.lhs.true10.i

land.lhs.true.i.lor.lhs.false.i_crit_edge:        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %lor.lhs.false.i

lor.lhs.false.i:                                  ; preds = %land.lhs.true.i.lor.lhs.false.i_crit_edge, %if.then.i.lor.lhs.false.i_crit_edge
  %and5.i = and i32 %and1, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5.i)
  %tobool6.not.i = icmp eq i32 %and5.i, 0
  br i1 %tobool6.not.i, label %lor.lhs.false.i.cleanup_crit_edge, label %land.lhs.true7.i

lor.lhs.false.i.cleanup_crit_edge:                ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

land.lhs.true7.i:                                 ; preds = %lor.lhs.false.i
  %card8.i = getelementptr inbounds %struct.mmc_host, ptr %30, i32 0, i32 37
  %45 = ptrtoint ptr %card8.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %card8.i, align 4
  %tobool9.not.i = icmp eq ptr %46, null
  br i1 %tobool9.not.i, label %land.lhs.true7.i.land.lhs.true10.i_crit_edge, label %land.lhs.true7.i.cleanup_crit_edge

land.lhs.true7.i.cleanup_crit_edge:               ; preds = %land.lhs.true7.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

land.lhs.true7.i.land.lhs.true10.i_crit_edge:     ; preds = %land.lhs.true7.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %land.lhs.true10.i

land.lhs.true10.i:                                ; preds = %land.lhs.true7.i.land.lhs.true10.i_crit_edge, %land.lhs.true.i.land.lhs.true10.i_crit_edge
  %detect.i = getelementptr inbounds %struct.mmc_host, ptr %30, i32 0, i32 42
  %47 = ptrtoint ptr %detect.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load volatile i32, ptr %detect.i, align 4
  %and1.i.i = and i32 %48, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i.i)
  %tobool11.not.i = icmp eq i32 %and1.i.i, 0
  br i1 %tobool11.not.i, label %if.then12.i, label %land.lhs.true10.i.cleanup_crit_edge

land.lhs.true10.i.cleanup_crit_edge:              ; preds = %land.lhs.true10.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.then12.i:                                      ; preds = %land.lhs.true10.i
  call void @__sanitizer_cov_trace_pc() #9
  %49 = ptrtoint ptr %mmc1.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %mmc1.i, align 4
  tail call void @mmc_detect_change(ptr noundef %50, i32 noundef 10) #7
  br label %cleanup

if.end:                                           ; preds = %entry
  %and.i22 = and i32 %and1, 4194305
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i22)
  %tobool.not.i23 = icmp eq i32 %and.i22, 0
  br i1 %tobool.not.i23, label %if.end.i, label %if.then.i31

if.then.i31:                                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %51 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %or.i.i.i = or i32 %52, -4194306
  %conv.i.i.i25 = trunc i32 %or.i.i.i to i16
  %53 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %devid, align 4
  %55 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i.i27 = shl i32 28, %56
  %add.ptr.i.i.i28 = getelementptr i8, ptr %54, i32 %shl.i.i.i27
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %57 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i.i25) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i.i28, i16 %57) #7, !srcloc !127
  %shr.i.i.i = lshr i32 %or.i.i.i, 16
  %conv2.i.i.i = trunc i32 %shr.i.i.i to i16
  %58 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %devid, align 4
  %60 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %bus_shift.i, align 4
  %shl5.i.i.i29 = shl i32 30, %61
  %add.ptr6.i.i.i30 = getelementptr i8, ptr %59, i32 %shl5.i.i.i29
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %62 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i.i30, i16 %62) #7, !srcloc !127
  tail call fastcc void @tmio_mmc_cmd_irq(ptr noundef %devid, i32 noundef %14) #7
  br label %cleanup

if.end.i:                                         ; preds = %if.end
  %and1.i = and i32 %and1, 50331648
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %tobool2.not.i = icmp eq i32 %and1.i, 0
  br i1 %tobool2.not.i, label %if.end4.i, label %if.then3.i

if.then3.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  %63 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %65 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %devid, align 4
  %67 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i21.i = shl i32 28, %68
  %add.ptr.i.i22.i = getelementptr i8, ptr %66, i32 %shl.i.i21.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i22.i, i16 -1) #7, !srcloc !127
  %or.i.i18.i = lshr i32 %64, 16
  %69 = trunc i32 %or.i.i18.i to i16
  %conv2.i.i24.i = or i16 %69, -769
  %70 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %devid, align 4
  %72 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %bus_shift.i, align 4
  %shl5.i.i25.i = shl i32 30, %73
  %add.ptr6.i.i26.i = getelementptr i8, ptr %71, i32 %shl5.i.i25.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %74 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i24.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i26.i, i16 %74) #7, !srcloc !127
  tail call fastcc void @tmio_mmc_pio_irq(ptr noundef %devid) #7
  br label %cleanup

if.end4.i:                                        ; preds = %if.end.i
  %and5.i32 = and i32 %and1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5.i32)
  %tobool6.not.i33 = icmp eq i32 %and5.i32, 0
  br i1 %tobool6.not.i33, label %if.end5, label %if.then7.i

if.then7.i:                                       ; preds = %if.end4.i
  %75 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %77 = trunc i32 %76 to i16
  %conv.i.i29.i = or i16 %77, -5
  %78 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %devid, align 4
  %80 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i31.i = shl i32 28, %81
  %add.ptr.i.i32.i = getelementptr i8, ptr %79, i32 %shl.i.i31.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %82 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i29.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i32.i, i16 %82) #7, !srcloc !127
  %83 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load ptr, ptr %devid, align 4
  %85 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %bus_shift.i, align 4
  %shl5.i.i35.i = shl i32 30, %86
  %add.ptr6.i.i36.i = getelementptr i8, ptr %84, i32 %shl5.i.i35.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i36.i, i16 -1) #7, !srcloc !127
  %lock.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 27
  tail call void @_raw_spin_lock(ptr noundef %lock.i.i) #7
  %data1.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 3
  %87 = ptrtoint ptr %data1.i.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %data1.i.i, align 4
  %tobool.not.i.i = icmp eq ptr %88, null
  br i1 %tobool.not.i.i, label %if.then7.i.tmio_mmc_data_irq.exit.i_crit_edge, label %if.end.i.i

if.then7.i.tmio_mmc_data_irq.exit.i_crit_edge:    ; preds = %if.then7.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_data_irq.exit.i

if.end.i.i:                                       ; preds = %if.then7.i
  %and.i.i = and i32 %14, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool2.not.i.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool2.not.i.i, label %if.else.i.i, label %if.end.i.i.if.end14.sink.split.i.i_crit_edge

if.end.i.i.if.end14.sink.split.i.i_crit_edge:     ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end14.sink.split.i.i

if.else.i.i:                                      ; preds = %if.end.i.i
  %89 = and i32 %14, 2490368
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %89)
  %90 = icmp eq i32 %89, 0
  br i1 %90, label %if.else.i.i.if.end14.i.i_crit_edge, label %if.else.i.i.if.end14.sink.split.i.i_crit_edge

if.else.i.i.if.end14.sink.split.i.i_crit_edge:    ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end14.sink.split.i.i

if.else.i.i.if.end14.i.i_crit_edge:               ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end14.i.i

if.end14.sink.split.i.i:                          ; preds = %if.else.i.i.if.end14.sink.split.i.i_crit_edge, %if.end.i.i.if.end14.sink.split.i.i_crit_edge
  %.sink.i.i = phi i32 [ -110, %if.end.i.i.if.end14.sink.split.i.i_crit_edge ], [ -84, %if.else.i.i.if.end14.sink.split.i.i_crit_edge ]
  %error12.i.i = getelementptr inbounds %struct.mmc_data, ptr %88, i32 0, i32 5
  %91 = ptrtoint ptr %error12.i.i to i32
  call void @__asan_store4_noabort(i32 %91)
  store i32 %.sink.i.i, ptr %error12.i.i, align 4
  br label %if.end14.i.i

if.end14.i.i:                                     ; preds = %if.end14.sink.split.i.i, %if.else.i.i.if.end14.i.i_crit_edge
  %dma_on.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 14
  %92 = ptrtoint ptr %dma_on.i.i to i32
  call void @__asan_load1_noabort(i32 %92)
  %93 = load i8, ptr %dma_on.i.i, align 4, !range !129
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %93)
  %tobool15.not.i.i = icmp eq i8 %93, 0
  br i1 %tobool15.not.i.i, label %if.end14.i.i.if.else44.i.i_crit_edge, label %land.lhs.true.i.i

if.end14.i.i.if.else44.i.i_crit_edge:             ; preds = %if.end14.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else44.i.i

land.lhs.true.i.i:                                ; preds = %if.end14.i.i
  %flags.i.i = getelementptr inbounds %struct.mmc_data, ptr %88, i32 0, i32 6
  %94 = ptrtoint ptr %flags.i.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %flags.i.i, align 4
  %and16.i.i = and i32 %95, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and16.i.i)
  %tobool17.not.i.i = icmp eq i32 %and16.i.i, 0
  br i1 %tobool17.not.i.i, label %land.lhs.true39.i.i, label %if.then18.i.i

if.then18.i.i:                                    ; preds = %land.lhs.true.i.i
  %96 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %devid, align 4
  %98 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i38.i = shl i32 28, %99
  %add.ptr.i.i39.i = getelementptr i8, ptr %97, i32 %shl.i.i38.i
  %100 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i.i39.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %101 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %devid, align 4
  %103 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %bus_shift.i, align 4
  %shl3.i.i.i = shl i32 30, %104
  %add.ptr4.i.i.i = getelementptr i8, ptr %102, i32 %shl3.i.i.i
  %105 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr4.i.i.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %106 = zext i16 %105 to i32
  %107 = tail call i32 @llvm.bswap.i32(i32 %106) #7
  %pdata.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 13
  %108 = ptrtoint ptr %pdata.i.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %pdata.i.i, align 4
  %flags19.i.i = getelementptr inbounds %struct.tmio_mmc_data, ptr %109, i32 0, i32 5
  %110 = ptrtoint ptr %flags19.i.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %flags19.i.i, align 4
  %and20.i.i = and i32 %111, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and20.i.i)
  %tobool21.not.i.i = icmp eq i32 %and20.i.i, 0
  br i1 %tobool21.not.i.i, label %if.end32.i.i, label %if.then22.i.i

if.then22.i.i:                                    ; preds = %if.then18.i.i
  %and23.i.i = and i32 %107, 536870912
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and23.i.i)
  %tobool24.not.not.i.i = icmp eq i32 %and23.i.i, 0
  br i1 %tobool24.not.not.i.i, label %if.then22.i.i.tmio_mmc_data_irq.exit.i_crit_edge, label %if.then22.i.i.if.then34.i.i_crit_edge

if.then22.i.i.if.then34.i.i_crit_edge:            ; preds = %if.then22.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then34.i.i

if.then22.i.i.tmio_mmc_data_irq.exit.i_crit_edge: ; preds = %if.then22.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_data_irq.exit.i

if.end32.i.i:                                     ; preds = %if.then18.i.i
  %and28.i.i = and i32 %107, 1073741824
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and28.i.i)
  %tobool29.not.i.i = icmp eq i32 %and28.i.i, 0
  br i1 %tobool29.not.i.i, label %if.end32.i.i.if.then34.i.i_crit_edge, label %if.end32.i.i.tmio_mmc_data_irq.exit.i_crit_edge

if.end32.i.i.tmio_mmc_data_irq.exit.i_crit_edge:  ; preds = %if.end32.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_data_irq.exit.i

if.end32.i.i.if.then34.i.i_crit_edge:             ; preds = %if.end32.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then34.i.i

if.then34.i.i:                                    ; preds = %if.end32.i.i.if.then34.i.i_crit_edge, %if.then22.i.i.if.then34.i.i_crit_edge
  %112 = ptrtoint ptr %sdcard_irq_mask to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %sdcard_irq_mask, align 4
  %or.i.i40.i = or i32 %113, 4
  store i32 %or.i.i40.i, ptr %sdcard_irq_mask, align 4
  %114 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %or.i.i.i.i = or i32 %115, %or.i.i40.i
  %conv.i.i.i.i = trunc i32 %or.i.i.i.i to i16
  %116 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %devid, align 4
  %118 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i.i.i = shl i32 32, %119
  %add.ptr.i.i.i.i = getelementptr i8, ptr %117, i32 %shl.i.i.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %120 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i.i.i, i16 %120) #7, !srcloc !127
  %shr.i.i.i.i = lshr i32 %or.i.i.i.i, 16
  %conv2.i.i.i.i = trunc i32 %shr.i.i.i.i to i16
  %121 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %devid, align 4
  %123 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %bus_shift.i, align 4
  %shl5.i.i.i.i = shl i32 34, %124
  %add.ptr6.i.i.i.i = getelementptr i8, ptr %122, i32 %shl5.i.i.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %125 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i.i.i, i16 %125) #7, !srcloc !127
  %dma_ops.i.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 44
  %126 = ptrtoint ptr %dma_ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %dma_ops.i.i.i, align 4
  %tobool.not.i.i.i = icmp eq ptr %127, null
  br i1 %tobool.not.i.i.i, label %if.then34.i.i.tmio_mmc_data_irq.exit.i_crit_edge, label %if.then.i.i.i

if.then34.i.i.tmio_mmc_data_irq.exit.i_crit_edge: ; preds = %if.then34.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_data_irq.exit.i

if.then.i.i.i:                                    ; preds = %if.then34.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %dataend.i.i.i = getelementptr inbounds %struct.tmio_mmc_dma_ops, ptr %127, i32 0, i32 5
  %128 = ptrtoint ptr %dataend.i.i.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %dataend.i.i.i, align 4
  tail call void %129(ptr noundef %devid) #7
  br label %tmio_mmc_data_irq.exit.i

land.lhs.true39.i.i:                              ; preds = %land.lhs.true.i.i
  %and41.i.i = and i32 %95, 512
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and41.i.i)
  %tobool42.not.i.i = icmp eq i32 %and41.i.i, 0
  br i1 %tobool42.not.i.i, label %land.lhs.true39.i.i.if.else44.i.i_crit_edge, label %if.then43.i.i

land.lhs.true39.i.i.if.else44.i.i_crit_edge:      ; preds = %land.lhs.true39.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else44.i.i

if.then43.i.i:                                    ; preds = %land.lhs.true39.i.i
  %130 = ptrtoint ptr %sdcard_irq_mask to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %sdcard_irq_mask, align 4
  %or.i71.i.i = or i32 %131, 4
  store i32 %or.i71.i.i, ptr %sdcard_irq_mask, align 4
  %132 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %or.i.i73.i.i = or i32 %133, %or.i71.i.i
  %conv.i.i74.i.i = trunc i32 %or.i.i73.i.i to i16
  %134 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %devid, align 4
  %136 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i76.i.i = shl i32 32, %137
  %add.ptr.i.i77.i.i = getelementptr i8, ptr %135, i32 %shl.i.i76.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %138 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i74.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i77.i.i, i16 %138) #7, !srcloc !127
  %shr.i.i78.i.i = lshr i32 %or.i.i73.i.i, 16
  %conv2.i.i79.i.i = trunc i32 %shr.i.i78.i.i to i16
  %139 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load ptr, ptr %devid, align 4
  %141 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load i32, ptr %bus_shift.i, align 4
  %shl5.i.i80.i.i = shl i32 34, %142
  %add.ptr6.i.i81.i.i = getelementptr i8, ptr %140, i32 %shl5.i.i80.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %143 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i79.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i81.i.i, i16 %143) #7, !srcloc !127
  %dma_ops.i82.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 44
  %144 = ptrtoint ptr %dma_ops.i82.i.i to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %dma_ops.i82.i.i, align 4
  %tobool.not.i83.i.i = icmp eq ptr %145, null
  br i1 %tobool.not.i83.i.i, label %if.then43.i.i.tmio_mmc_data_irq.exit.i_crit_edge, label %if.then.i85.i.i

if.then43.i.i.tmio_mmc_data_irq.exit.i_crit_edge: ; preds = %if.then43.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_data_irq.exit.i

if.then.i85.i.i:                                  ; preds = %if.then43.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %dataend.i84.i.i = getelementptr inbounds %struct.tmio_mmc_dma_ops, ptr %145, i32 0, i32 5
  %146 = ptrtoint ptr %dataend.i84.i.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %dataend.i84.i.i, align 4
  tail call void %147(ptr noundef %devid) #7
  br label %tmio_mmc_data_irq.exit.i

if.else44.i.i:                                    ; preds = %land.lhs.true39.i.i.if.else44.i.i_crit_edge, %if.end14.i.i.if.else44.i.i_crit_edge
  tail call void @tmio_mmc_do_data_irq(ptr noundef %devid) #7
  %148 = ptrtoint ptr %sdcard_irq_mask to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %sdcard_irq_mask, align 4
  %or.i88.i.i = or i32 %149, 50331652
  store i32 %or.i88.i.i, ptr %sdcard_irq_mask, align 4
  %150 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %or.i.i90.i.i = or i32 %151, %or.i88.i.i
  %conv.i.i91.i.i = trunc i32 %or.i.i90.i.i to i16
  %152 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %devid, align 4
  %154 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i93.i.i = shl i32 32, %155
  %add.ptr.i.i94.i.i = getelementptr i8, ptr %153, i32 %shl.i.i93.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %156 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i91.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i94.i.i, i16 %156) #7, !srcloc !127
  %shr.i.i95.i.i = lshr i32 %or.i.i90.i.i, 16
  %conv2.i.i96.i.i = trunc i32 %shr.i.i95.i.i to i16
  %157 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load ptr, ptr %devid, align 4
  %159 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load i32, ptr %bus_shift.i, align 4
  %shl5.i.i97.i.i = shl i32 34, %160
  %add.ptr6.i.i98.i.i = getelementptr i8, ptr %158, i32 %shl5.i.i97.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %161 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i96.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i98.i.i, i16 %161) #7, !srcloc !127
  br label %tmio_mmc_data_irq.exit.i

tmio_mmc_data_irq.exit.i:                         ; preds = %if.else44.i.i, %if.then.i85.i.i, %if.then43.i.i.tmio_mmc_data_irq.exit.i_crit_edge, %if.then.i.i.i, %if.then34.i.i.tmio_mmc_data_irq.exit.i_crit_edge, %if.end32.i.i.tmio_mmc_data_irq.exit.i_crit_edge, %if.then22.i.i.tmio_mmc_data_irq.exit.i_crit_edge, %if.then7.i.tmio_mmc_data_irq.exit.i_crit_edge
  tail call void @_raw_spin_unlock(ptr noundef %lock.i.i) #7
  br label %cleanup

if.end5:                                          ; preds = %if.end4.i
  %162 = ptrtoint ptr %mmc1.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %mmc1.i, align 4
  %pdata2.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 13
  %164 = ptrtoint ptr %pdata2.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %pdata2.i, align 4
  %flags.i = getelementptr inbounds %struct.tmio_mmc_data, ptr %165, i32 0, i32 5
  %166 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load i32, ptr %flags.i, align 4
  %and.i35 = and i32 %167, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i35)
  %tobool.not.i36 = icmp eq i32 %and.i35, 0
  br i1 %tobool.not.i36, label %if.end5.cleanup_crit_edge, label %if.end.i41

if.end5.cleanup_crit_edge:                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end.i41:                                       ; preds = %if.end5
  %168 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %devid, align 4
  %170 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i = shl i32 54, %171
  %add.ptr.i.i = getelementptr i8, ptr %169, i32 %shl.i.i
  %172 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i.i) #7, !srcloc !140
  %173 = tail call i16 @llvm.bswap.i16(i16 %172) #7
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %conv.i37 = zext i16 %173 to i32
  %and3.i = and i32 %conv.i37, 49159
  %sdio_irq_mask.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 23
  %174 = ptrtoint ptr %sdio_irq_mask.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %sdio_irq_mask.i, align 4
  %neg.i = xor i32 %175, -1
  %and4.i = and i32 %and3.i, %neg.i
  %and5.i38 = and i32 %conv.i37, 16376
  %176 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %flags.i, align 4
  %and7.i = and i32 %177, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7.i)
  %tobool8.not.i = icmp eq i32 %and7.i, 0
  %or.i39 = or i32 %and5.i38, 6
  %spec.select.i = select i1 %tobool8.not.i, i32 %and5.i38, i32 %or.i39
  %conv11.i = trunc i32 %spec.select.i to i16
  %write16_hook.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %devid, i32 0, i32 36
  %178 = ptrtoint ptr %write16_hook.i.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %write16_hook.i.i, align 4
  %tobool.not.i.i40 = icmp eq ptr %179, null
  br i1 %tobool.not.i.i40, label %if.end.i41.if.end.i.i44_crit_edge, label %land.lhs.true.i.i43

if.end.i41.if.end.i.i44_crit_edge:                ; preds = %if.end.i41
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i.i44

land.lhs.true.i.i43:                              ; preds = %if.end.i41
  %call.i.i = tail call i32 %179(ptr noundef %devid, i32 noundef 54) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool2.not.i.i42 = icmp eq i32 %call.i.i, 0
  br i1 %tobool2.not.i.i42, label %land.lhs.true.i.i43.if.end.i.i44_crit_edge, label %land.lhs.true.i.i43.sd_ctrl_write16.exit.i_crit_edge

land.lhs.true.i.i43.sd_ctrl_write16.exit.i_crit_edge: ; preds = %land.lhs.true.i.i43
  call void @__sanitizer_cov_trace_pc() #9
  br label %sd_ctrl_write16.exit.i

land.lhs.true.i.i43.if.end.i.i44_crit_edge:       ; preds = %land.lhs.true.i.i43
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i.i44

if.end.i.i44:                                     ; preds = %land.lhs.true.i.i43.if.end.i.i44_crit_edge, %if.end.i41.if.end.i.i44_crit_edge
  %180 = ptrtoint ptr %devid to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %devid, align 4
  %182 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %bus_shift.i, align 4
  %shl.i33.i = shl i32 54, %183
  %add.ptr.i34.i = getelementptr i8, ptr %181, i32 %shl.i33.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %184 = tail call i16 @llvm.bswap.i16(i16 %conv11.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i34.i, i16 %184) #7, !srcloc !127
  br label %sd_ctrl_write16.exit.i

sd_ctrl_write16.exit.i:                           ; preds = %if.end.i.i44, %land.lhs.true.i.i43.sd_ctrl_write16.exit.i_crit_edge
  %caps.i = getelementptr inbounds %struct.mmc_host, ptr %163, i32 0, i32 16
  %185 = ptrtoint ptr %caps.i to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %caps.i, align 32
  %and12.i = and i32 %186, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and12.i)
  %tobool13.not.i = icmp eq i32 %and12.i, 0
  %and14.i = and i32 %and4.i, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and14.i)
  %tobool15.not.i = icmp eq i32 %and14.i, 0
  %or.cond.i = select i1 %tobool13.not.i, i1 true, i1 %tobool15.not.i
  br i1 %or.cond.i, label %__tmio_mmc_sdio_irq.exit, label %if.then16.i

if.then16.i:                                      ; preds = %sd_ctrl_write16.exit.i
  %ops.i.i = getelementptr inbounds %struct.mmc_host, ptr %163, i32 0, i32 3
  %187 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load ptr, ptr %ops.i.i, align 4
  %enable_sdio_irq.i.i = getelementptr inbounds %struct.mmc_host_ops, ptr %188, i32 0, i32 7
  %189 = ptrtoint ptr %enable_sdio_irq.i.i to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load ptr, ptr %enable_sdio_irq.i.i, align 4
  tail call void %190(ptr noundef %163, i32 noundef 0) #7
  %sdio_irq_pending.i.i = getelementptr inbounds %struct.mmc_host, ptr %163, i32 0, i32 49
  %191 = ptrtoint ptr %sdio_irq_pending.i.i to i32
  call void @__asan_store1_noabort(i32 %191)
  store i8 1, ptr %sdio_irq_pending.i.i, align 4
  %sdio_irq_thread.i.i = getelementptr inbounds %struct.mmc_host, ptr %163, i32 0, i32 47
  %192 = ptrtoint ptr %sdio_irq_thread.i.i to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %sdio_irq_thread.i.i, align 4
  %tobool.not.i35.i = icmp eq ptr %193, null
  br i1 %tobool.not.i35.i, label %if.then16.i.__tmio_mmc_sdio_irq.exit.thread48_crit_edge, label %if.then.i.i

if.then16.i.__tmio_mmc_sdio_irq.exit.thread48_crit_edge: ; preds = %if.then16.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %__tmio_mmc_sdio_irq.exit.thread48

if.then.i.i:                                      ; preds = %if.then16.i
  call void @__sanitizer_cov_trace_pc() #9
  %call.i36.i = tail call i32 @wake_up_process(ptr noundef nonnull %193) #7
  br label %__tmio_mmc_sdio_irq.exit.thread48

__tmio_mmc_sdio_irq.exit:                         ; preds = %sd_ctrl_write16.exit.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool18.i.not = icmp eq i32 %and4.i, 0
  br i1 %tobool18.i.not, label %__tmio_mmc_sdio_irq.exit.cleanup_crit_edge, label %__tmio_mmc_sdio_irq.exit.__tmio_mmc_sdio_irq.exit.thread48_crit_edge

__tmio_mmc_sdio_irq.exit.__tmio_mmc_sdio_irq.exit.thread48_crit_edge: ; preds = %__tmio_mmc_sdio_irq.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %__tmio_mmc_sdio_irq.exit.thread48

__tmio_mmc_sdio_irq.exit.cleanup_crit_edge:       ; preds = %__tmio_mmc_sdio_irq.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

__tmio_mmc_sdio_irq.exit.thread48:                ; preds = %__tmio_mmc_sdio_irq.exit.__tmio_mmc_sdio_irq.exit.thread48_crit_edge, %if.then.i.i, %if.then16.i.__tmio_mmc_sdio_irq.exit.thread48_crit_edge
  br label %cleanup

cleanup:                                          ; preds = %__tmio_mmc_sdio_irq.exit.thread48, %__tmio_mmc_sdio_irq.exit.cleanup_crit_edge, %if.end5.cleanup_crit_edge, %tmio_mmc_data_irq.exit.i, %if.then3.i, %if.then.i31, %if.then12.i, %land.lhs.true10.i.cleanup_crit_edge, %land.lhs.true7.i.cleanup_crit_edge, %lor.lhs.false.i.cleanup_crit_edge
  %retval.0 = phi i32 [ 1, %__tmio_mmc_sdio_irq.exit.thread48 ], [ 0, %__tmio_mmc_sdio_irq.exit.cleanup_crit_edge ], [ 1, %lor.lhs.false.i.cleanup_crit_edge ], [ 1, %land.lhs.true7.i.cleanup_crit_edge ], [ 1, %land.lhs.true10.i.cleanup_crit_edge ], [ 1, %if.then12.i ], [ 1, %if.then.i31 ], [ 1, %if.then3.i ], [ 1, %tmio_mmc_data_irq.exit.i ], [ 0, %if.end5.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @tmio_mmc_host_alloc(ptr noundef %pdev, ptr noundef %pdata) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call ptr @devm_platform_ioremap_resource(ptr noundef %pdev, i32 noundef 0) #7
  %cmp.i = icmp ugt ptr %call, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %dev = getelementptr inbounds %struct.platform_device, ptr %pdev, i32 0, i32 3
  %call3 = tail call ptr @mmc_alloc_host(i32 noundef 568, ptr noundef %dev) #7
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end6:                                          ; preds = %if.end
  %private.i = getelementptr inbounds %struct.mmc_host, ptr %call3, i32 0, i32 70
  %0 = ptrtoint ptr %private.i to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr %call, ptr %private.i, align 4
  %mmc9 = getelementptr inbounds %struct.mmc_host, ptr %call3, i32 1, i32 1, i32 0, i32 1, i32 1
  %1 = ptrtoint ptr %mmc9 to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr %call3, ptr %mmc9, align 4
  %pdev10 = getelementptr inbounds %struct.mmc_host, ptr %call3, i32 1, i32 1, i32 0, i32 8
  %2 = ptrtoint ptr %pdev10 to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr %pdev, ptr %pdev10, align 4
  %pdata11 = getelementptr inbounds %struct.mmc_host, ptr %call3, i32 1, i32 1, i32 1
  %3 = ptrtoint ptr %pdata11 to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr %pdata, ptr %pdata11, align 4
  %ops = getelementptr inbounds %struct.mmc_host, ptr %call3, i32 1, i32 1, i32 0, i32 2
  %4 = call ptr @memcpy(ptr %ops, ptr @tmio_mmc_ops, i32 96)
  %ops13 = getelementptr inbounds %struct.mmc_host, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %ops13 to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %ops, ptr %ops13, align 4
  %call15 = tail call i32 @mmc_of_parse(ptr noundef nonnull %call3) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call15)
  %tobool16.not = icmp eq i32 %call15, 0
  br i1 %tobool16.not, label %if.end19, label %if.then17

if.then17:                                        ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #9
  %6 = inttoptr i32 %call15 to ptr
  tail call void @mmc_free_host(ptr noundef nonnull %call3) #7
  br label %cleanup

if.end19:                                         ; preds = %if.end6
  %of_node.i = getelementptr inbounds %struct.platform_device, ptr %pdev, i32 0, i32 3, i32 27
  %7 = ptrtoint ptr %of_node.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %of_node.i, align 8
  %tobool.not.i = icmp eq ptr %8, null
  br i1 %tobool.not.i, label %if.end19.tmio_mmc_of_parse.exit_crit_edge, label %if.end.i

if.end19.tmio_mmc_of_parse.exit_crit_edge:        ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_of_parse.exit

if.end.i:                                         ; preds = %if.end19
  %call.i = tail call ptr @of_get_property(ptr noundef nonnull %8, ptr noundef nonnull @.str.42, ptr noundef null) #7
  %tobool1.not.i = icmp eq ptr %call.i, null
  br i1 %tobool1.not.i, label %if.end.i.tmio_mmc_of_parse.exit_crit_edge, label %if.then2.i

if.end.i.tmio_mmc_of_parse.exit_crit_edge:        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_of_parse.exit

if.then2.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  %caps2.i = getelementptr inbounds %struct.mmc_host, ptr %call3, i32 0, i32 17
  %9 = ptrtoint ptr %caps2.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %caps2.i, align 4
  %or.i = or i32 %10, 262144
  store i32 %or.i, ptr %caps2.i, align 4
  br label %tmio_mmc_of_parse.exit

tmio_mmc_of_parse.exit:                           ; preds = %if.then2.i, %if.end.i.tmio_mmc_of_parse.exit_crit_edge, %if.end19.tmio_mmc_of_parse.exit_crit_edge
  %driver_data.i.i = getelementptr inbounds %struct.platform_device, ptr %pdev, i32 0, i32 3, i32 8
  %11 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store ptr %private.i, ptr %driver_data.i.i, align 4
  br label %cleanup

cleanup:                                          ; preds = %tmio_mmc_of_parse.exit, %if.then17, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi ptr [ %6, %if.then17 ], [ %private.i, %tmio_mmc_of_parse.exit ], [ %call, %entry.cleanup_crit_edge ], [ inttoptr (i32 -12 to ptr), %if.end.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_platform_ioremap_resource(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @mmc_alloc_host(i32 noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mmc_of_parse(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @mmc_free_host(ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @tmio_mmc_host_free(ptr nocapture noundef readonly %host) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %mmc = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 4
  %0 = ptrtoint ptr %mmc to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %mmc, align 4
  tail call void @mmc_free_host(ptr noundef %1) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @tmio_mmc_host_probe(ptr noundef %_host) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %pdev1 = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 12
  %0 = ptrtoint ptr %pdev1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pdev1, align 4
  %pdata2 = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 13
  %2 = ptrtoint ptr %pdata2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pdata2, align 4
  %mmc3 = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 4
  %4 = ptrtoint ptr %mmc3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %mmc3, align 4
  %f_min = getelementptr inbounds %struct.mmc_host, ptr %5, i32 0, i32 5
  %6 = ptrtoint ptr %f_min to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %f_min, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp = icmp eq i32 %7, 0
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %flags = getelementptr inbounds %struct.tmio_mmc_data, ptr %3, i32 0, i32 5
  %8 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %flags, align 4
  %and = and i32 %9, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.then4, label %if.end.if.end5_crit_edge

if.end.if.end5_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %write16_hook = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 36
  %10 = ptrtoint ptr %write16_hook to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr null, ptr %write16_hook, align 4
  br label %if.end5

if.end5:                                          ; preds = %if.then4, %if.end.if.end5_crit_edge
  %11 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %flags, align 4
  %and7 = and i32 %12, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7)
  %tobool8.not = icmp eq i32 %and7, 0
  br i1 %tobool8.not, label %if.end5.if.end12_crit_edge, label %land.lhs.true

if.end5.if.end12_crit_edge:                       ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end12

land.lhs.true:                                    ; preds = %if.end5
  %get_timeout_cycles = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 40
  %13 = ptrtoint ptr %get_timeout_cycles to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %get_timeout_cycles, align 4
  %tobool9.not = icmp eq ptr %14, null
  br i1 %tobool9.not, label %if.then10, label %land.lhs.true.if.end12_crit_edge

land.lhs.true.if.end12_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end12

if.then10:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  %15 = ptrtoint ptr %get_timeout_cycles to i32
  call void @__asan_store4_noabort(i32 %15)
  store ptr @tmio_mmc_get_timeout_cycles, ptr %get_timeout_cycles, align 4
  br label %if.end12

if.end12:                                         ; preds = %if.then10, %land.lhs.true.if.end12_crit_edge, %if.end5.if.end12_crit_edge
  %set_pwr = getelementptr inbounds %struct.tmio_mmc_data, ptr %3, i32 0, i32 11
  %16 = ptrtoint ptr %set_pwr to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %set_pwr, align 4
  %set_pwr13 = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 6
  %18 = ptrtoint ptr %set_pwr13 to i32
  call void @__asan_store4_noabort(i32 %18)
  store ptr %17, ptr %set_pwr13, align 4
  %call.i = tail call i32 @mmc_regulator_get_supply(ptr noundef %5) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %tmio_mmc_init_ocr.exit

if.end.i:                                         ; preds = %if.end12
  %ocr_avail.i = getelementptr inbounds %struct.mmc_host, ptr %5, i32 0, i32 8
  %19 = ptrtoint ptr %ocr_avail.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %ocr_avail.i, align 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %20)
  %tobool3.not.i = icmp eq i32 %20, 0
  br i1 %tobool3.not.i, label %if.end6.i, label %if.end.i.if.end16_crit_edge

if.end.i.if.end16_crit_edge:                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end16

if.end6.i:                                        ; preds = %if.end.i
  %ocr_mask.i = getelementptr inbounds %struct.tmio_mmc_data, ptr %3, i32 0, i32 6
  %21 = ptrtoint ptr %ocr_mask.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %ocr_mask.i, align 4
  %23 = ptrtoint ptr %ocr_avail.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %ocr_avail.i, align 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %22)
  %tobool8.not.i = icmp eq i32 %22, 0
  br i1 %tobool8.not.i, label %if.end6.i.cleanup_crit_edge, label %if.end6.i.if.end16_crit_edge

if.end6.i.if.end16_crit_edge:                     ; preds = %if.end6.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end16

if.end6.i.cleanup_crit_edge:                      ; preds = %if.end6.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

tmio_mmc_init_ocr.exit:                           ; preds = %if.end12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %cmp14 = icmp slt i32 %call.i, 0
  br i1 %cmp14, label %tmio_mmc_init_ocr.exit.cleanup_crit_edge, label %tmio_mmc_init_ocr.exit.if.end16_crit_edge

tmio_mmc_init_ocr.exit.if.end16_crit_edge:        ; preds = %tmio_mmc_init_ocr.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end16

tmio_mmc_init_ocr.exit.cleanup_crit_edge:         ; preds = %tmio_mmc_init_ocr.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end16:                                         ; preds = %tmio_mmc_init_ocr.exit.if.end16_crit_edge, %if.end6.i.if.end16_crit_edge, %if.end.i.if.end16_crit_edge
  %call17 = tail call i32 @mmc_gpiod_request_cd(ptr noundef %5, ptr noundef nonnull @.str.13, i32 noundef 0, i1 noundef zeroext false, i32 noundef 0) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 -517, i32 %call17)
  %cmp18 = icmp eq i32 %call17, -517
  br i1 %cmp18, label %if.end16.cleanup_crit_edge, label %if.end20

if.end16.cleanup_crit_edge:                       ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end20:                                         ; preds = %if.end16
  %capabilities = getelementptr inbounds %struct.tmio_mmc_data, ptr %3, i32 0, i32 3
  %24 = ptrtoint ptr %capabilities to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %capabilities, align 4
  %caps = getelementptr inbounds %struct.mmc_host, ptr %5, i32 0, i32 16
  %26 = ptrtoint ptr %caps to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %caps, align 32
  %or = or i32 %25, %27
  %or21 = or i32 %or, 1
  store i32 %or21, ptr %caps, align 32
  %capabilities2 = getelementptr inbounds %struct.tmio_mmc_data, ptr %3, i32 0, i32 4
  %28 = ptrtoint ptr %capabilities2 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %capabilities2, align 4
  %caps2 = getelementptr inbounds %struct.mmc_host, ptr %5, i32 0, i32 17
  %30 = ptrtoint ptr %caps2 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %caps2, align 4
  %or22 = or i32 %31, %29
  store i32 %or22, ptr %caps2, align 4
  %max_segs = getelementptr inbounds %struct.tmio_mmc_data, ptr %3, i32 0, i32 10
  %32 = ptrtoint ptr %max_segs to i32
  call void @__asan_load2_noabort(i32 %32)
  %33 = load i16, ptr %max_segs, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %33)
  %tobool23.not = icmp eq i16 %33, 0
  %narrow = select i1 %tobool23.not, i16 32, i16 %33
  %max_segs25 = getelementptr inbounds %struct.mmc_host, ptr %5, i32 0, i32 21
  %34 = ptrtoint ptr %max_segs25 to i32
  call void @__asan_store2_noabort(i32 %34)
  store i16 %narrow, ptr %max_segs25, align 4
  %max_blk_size = getelementptr inbounds %struct.mmc_host, ptr %5, i32 0, i32 24
  %35 = ptrtoint ptr %max_blk_size to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 512, ptr %max_blk_size, align 4
  %max_blk_count = getelementptr inbounds %struct.tmio_mmc_data, ptr %3, i32 0, i32 9
  %36 = ptrtoint ptr %max_blk_count to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %max_blk_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %37)
  %tobool26.not = icmp eq i32 %37, 0
  %conv31 = zext i16 %narrow to i32
  %mul = shl nuw nsw i32 %conv31, 3
  %cond33 = select i1 %tobool26.not, i32 %mul, i32 %37
  %max_blk_count34 = getelementptr inbounds %struct.mmc_host, ptr %5, i32 0, i32 25
  %38 = ptrtoint ptr %max_blk_count34 to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %cond33, ptr %max_blk_count34, align 128
  %mul37 = shl i32 %cond33, 9
  %dev = getelementptr inbounds %struct.platform_device, ptr %1, i32 0, i32 3
  %call38 = tail call i32 @dma_max_mapping_size(ptr noundef %dev) #7
  %39 = tail call i32 @llvm.umin.i32(i32 %mul37, i32 %call38)
  %max_req_size = getelementptr inbounds %struct.mmc_host, ptr %5, i32 0, i32 23
  %40 = ptrtoint ptr %max_req_size to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 %39, ptr %max_req_size, align 8
  %max_seg_size = getelementptr inbounds %struct.mmc_host, ptr %5, i32 0, i32 20
  %41 = ptrtoint ptr %max_seg_size to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 %39, ptr %max_seg_size, align 16
  %call46 = tail call zeroext i1 @mmc_can_gpio_ro(ptr noundef %5) #7
  br i1 %call46, label %if.then47, label %if.end20.if.end48_crit_edge

if.end20.if.end48_crit_edge:                      ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end48

if.then47:                                        ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #9
  %get_ro = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 5, i32 5
  %42 = ptrtoint ptr %get_ro to i32
  call void @__asan_store4_noabort(i32 %42)
  store ptr @mmc_gpio_get_ro, ptr %get_ro, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.then47, %if.end20.if.end48_crit_edge
  %call49 = tail call zeroext i1 @mmc_can_gpio_cd(ptr noundef %5) #7
  br i1 %call49, label %if.then50, label %if.end48.if.end52_crit_edge

if.end48.if.end52_crit_edge:                      ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end52

if.then50:                                        ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #9
  %get_cd = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 5, i32 6
  %43 = ptrtoint ptr %get_cd to i32
  call void @__asan_store4_noabort(i32 %43)
  store ptr @mmc_gpio_get_cd, ptr %get_cd, align 4
  br label %if.end52

if.end52:                                         ; preds = %if.then50, %if.end48.if.end52_crit_edge
  %call53 = tail call zeroext i1 @mmc_can_gpio_cd(ptr noundef %5) #7
  br i1 %call53, label %if.end65.critedge205, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end52
  %44 = ptrtoint ptr %caps to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %caps, align 32
  %and56 = and i32 %45, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and56)
  %tobool57.not = icmp eq i32 %and56, 0
  br i1 %tobool57.not, label %lor.rhs, label %if.end65.critedge

lor.rhs:                                          ; preds = %lor.lhs.false
  %46 = and i32 %45, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %46)
  %tobool59.not = icmp eq i32 %46, 0
  %native_hotplug = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 30
  %.lobit = lshr exact i32 %46, 8
  %47 = trunc i32 %.lobit to i8
  %48 = xor i8 %47, 1
  %49 = ptrtoint ptr %native_hotplug to i32
  call void @__asan_store1_noabort(i32 %49)
  store i8 %48, ptr %native_hotplug, align 4
  br i1 %tobool59.not, label %if.then63, label %lor.rhs.if.end65_crit_edge

lor.rhs.if.end65_crit_edge:                       ; preds = %lor.rhs
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end65

if.then63:                                        ; preds = %lor.rhs
  call void @__sanitizer_cov_trace_pc() #9
  %usage_count.i = getelementptr inbounds %struct.platform_device, ptr %1, i32 0, i32 3, i32 12, i32 13
  %call.i.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %usage_count.i, i32 noundef 4) #7
  tail call void @llvm.prefetch.p0(ptr %usage_count.i, i32 1, i32 3, i32 1) #7
  %50 = tail call { i32, i32 } asm sideeffect "@ atomic_add\0A1:\09ldrex\09$0, [$3]\0A\09add\09$0, $0, $4\0A\09strex\09$1, $0, [$3]\0A\09teq\09$1, #0\0A\09bne\091b", "=&r,=&r,=*Qo,r,Ir,*Qo,~{cc}"(ptr elementtype(i32) %usage_count.i, ptr %usage_count.i, i32 1, ptr elementtype(i32) %usage_count.i) #7, !srcloc !142
  br label %if.end65

if.end65.critedge:                                ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  %native_hotplug.c = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 30
  %51 = ptrtoint ptr %native_hotplug.c to i32
  call void @__asan_store1_noabort(i32 %51)
  store i8 0, ptr %native_hotplug.c, align 4
  br label %if.end65

if.end65.critedge205:                             ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #9
  %native_hotplug.c206 = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 30
  %52 = ptrtoint ptr %native_hotplug.c206 to i32
  call void @__asan_store1_noabort(i32 %52)
  store i8 0, ptr %native_hotplug.c206, align 4
  br label %if.end65

if.end65:                                         ; preds = %if.end65.critedge205, %if.end65.critedge, %if.then63, %lor.rhs.if.end65_crit_edge
  %sdio_irq_enabled = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 31
  %53 = ptrtoint ptr %sdio_irq_enabled to i32
  call void @__asan_store1_noabort(i32 %53)
  store i8 0, ptr %sdio_irq_enabled, align 1
  %54 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %flags, align 4
  %and67 = and i32 %55, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and67)
  %tobool68.not = icmp eq i32 %and67, 0
  br i1 %tobool68.not, label %if.end65.if.end70_crit_edge, label %if.then69

if.end65.if.end70_crit_edge:                      ; preds = %if.end65
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end70

if.then69:                                        ; preds = %if.end65
  call void @__sanitizer_cov_trace_pc() #9
  %sdio_irq_mask = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 23
  %56 = ptrtoint ptr %sdio_irq_mask to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 49159, ptr %sdio_irq_mask, align 4
  br label %if.end70

if.end70:                                         ; preds = %if.then69, %if.end65.if.end70_crit_edge
  %sdcard_irq_mask_all = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 26
  %57 = ptrtoint ptr %sdcard_irq_mask_all to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %sdcard_irq_mask_all, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %58)
  %tobool71.not = icmp eq i32 %58, 0
  br i1 %tobool71.not, label %if.then72, label %if.end70.if.end74_crit_edge

if.end70.if.end74_crit_edge:                      ; preds = %if.end70
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end74

if.then72:                                        ; preds = %if.end70
  call void @__sanitizer_cov_trace_pc() #9
  %59 = ptrtoint ptr %sdcard_irq_mask_all to i32
  call void @__asan_store4_noabort(i32 %59)
  store i32 -2088828131, ptr %sdcard_irq_mask_all, align 4
  br label %if.end74

if.end74:                                         ; preds = %if.then72, %if.end70.if.end74_crit_edge
  %set_clock = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 33
  %60 = ptrtoint ptr %set_clock to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %set_clock, align 4
  tail call void %61(ptr noundef %_host, i32 noundef 0) #7
  tail call fastcc void @tmio_mmc_reset(ptr noundef %_host)
  %lock = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 27
  tail call void @__raw_spin_lock_init(ptr noundef %lock, ptr noundef nonnull @.str.14, ptr noundef nonnull @tmio_mmc_host_probe.__key, i16 noundef signext 3) #7
  %ios_lock = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 29
  tail call void @__mutex_init(ptr noundef %ios_lock, ptr noundef nonnull @.str.16, ptr noundef nonnull @tmio_mmc_host_probe.__key.15) #7
  %delayed_reset_work = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 20
  tail call void @__init_work(ptr noundef %delayed_reset_work, i32 noundef 0) #7
  %62 = ptrtoint ptr %delayed_reset_work to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 -64, ptr %delayed_reset_work, align 4
  %lockdep_map = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 20, i32 0, i32 3
  tail call void @lockdep_init_map_type(ptr noundef %lockdep_map, ptr noundef nonnull @.str.18, ptr noundef nonnull @tmio_mmc_host_probe.__key.17, i32 noundef 0, i8 noundef zeroext 0, i8 noundef zeroext 0, i8 noundef zeroext 0) #7
  %entry87 = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 20, i32 0, i32 1
  %63 = ptrtoint ptr %entry87 to i32
  call void @__asan_store4_noabort(i32 %63)
  store volatile ptr %entry87, ptr %entry87, align 4
  %prev.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 20, i32 0, i32 1, i32 1
  %64 = ptrtoint ptr %prev.i to i32
  call void @__asan_store4_noabort(i32 %64)
  store ptr %entry87, ptr %prev.i, align 4
  %func = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 20, i32 0, i32 2
  %65 = ptrtoint ptr %func to i32
  call void @__asan_store4_noabort(i32 %65)
  store ptr @tmio_mmc_reset_work, ptr %func, align 4
  %timer = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 20, i32 1
  tail call void @init_timer_key(ptr noundef %timer, ptr noundef nonnull @delayed_work_timer_fn, i32 noundef 2097152, ptr noundef nonnull @.str.20, ptr noundef nonnull @tmio_mmc_host_probe.__key.19) #7
  %done = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 21
  tail call void @__init_work(ptr noundef %done, i32 noundef 0) #7
  %66 = ptrtoint ptr %done to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 -64, ptr %done, align 4
  %lockdep_map104 = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 21, i32 3
  tail call void @lockdep_init_map_type(ptr noundef %lockdep_map104, ptr noundef nonnull @.str.22, ptr noundef nonnull @tmio_mmc_host_probe.__key.21, i32 noundef 0, i8 noundef zeroext 0, i8 noundef zeroext 0, i8 noundef zeroext 0) #7
  %entry106 = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 21, i32 1
  %67 = ptrtoint ptr %entry106 to i32
  call void @__asan_store4_noabort(i32 %67)
  store volatile ptr %entry106, ptr %entry106, align 4
  %prev.i207 = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 21, i32 1, i32 1
  %68 = ptrtoint ptr %prev.i207 to i32
  call void @__asan_store4_noabort(i32 %68)
  store ptr %entry106, ptr %prev.i207, align 4
  %func108 = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 21, i32 2
  %69 = ptrtoint ptr %func108 to i32
  call void @__asan_store4_noabort(i32 %69)
  store ptr @tmio_mmc_done_work, ptr %func108, align 4
  %dma_ops.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 44
  %70 = ptrtoint ptr %dma_ops.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %dma_ops.i, align 4
  %tobool.not.i208 = icmp eq ptr %71, null
  br i1 %tobool.not.i208, label %if.else.i, label %if.then.i

if.then.i:                                        ; preds = %if.end74
  call void @__sanitizer_cov_trace_pc() #9
  %request.i = getelementptr inbounds %struct.tmio_mmc_dma_ops, ptr %71, i32 0, i32 2
  %72 = ptrtoint ptr %request.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %request.i, align 4
  tail call void %73(ptr noundef %_host, ptr noundef %3) #7
  br label %tmio_mmc_request_dma.exit

if.else.i:                                        ; preds = %if.end74
  call void @__sanitizer_cov_trace_pc() #9
  %chan_tx.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 16
  %74 = ptrtoint ptr %chan_tx.i to i32
  call void @__asan_store4_noabort(i32 %74)
  store ptr null, ptr %chan_tx.i, align 4
  %chan_rx.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %_host, i32 0, i32 15
  %75 = ptrtoint ptr %chan_rx.i to i32
  call void @__asan_store4_noabort(i32 %75)
  store ptr null, ptr %chan_rx.i, align 4
  br label %tmio_mmc_request_dma.exit

tmio_mmc_request_dma.exit:                        ; preds = %if.else.i, %if.then.i
  %usage_count.i210 = getelementptr inbounds %struct.platform_device, ptr %1, i32 0, i32 3, i32 12, i32 13
  %call.i.i.i211 = tail call zeroext i1 @__kasan_check_write(ptr noundef %usage_count.i210, i32 noundef 4) #7
  tail call void @llvm.prefetch.p0(ptr %usage_count.i210, i32 1, i32 3, i32 1) #7
  %76 = tail call { i32, i32 } asm sideeffect "@ atomic_add\0A1:\09ldrex\09$0, [$3]\0A\09add\09$0, $0, $4\0A\09strex\09$1, $0, [$3]\0A\09teq\09$1, #0\0A\09bne\091b", "=&r,=&r,=*Qo,r,Ir,*Qo,~{cc}"(ptr elementtype(i32) %usage_count.i210, ptr %usage_count.i210, i32 1, ptr elementtype(i32) %usage_count.i210) #7, !srcloc !142
  %call.i212 = tail call i32 @__pm_runtime_set_status(ptr noundef %dev, i32 noundef 0) #7
  tail call void @pm_runtime_set_autosuspend_delay(ptr noundef %dev, i32 noundef 50) #7
  tail call void @__pm_runtime_use_autosuspend(ptr noundef %dev, i1 noundef zeroext true) #7
  tail call void @pm_runtime_enable(ptr noundef %dev) #7
  %call117 = tail call i32 @mmc_add_host(ptr noundef %5) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call117)
  %tobool118.not = icmp eq i32 %call117, 0
  br i1 %tobool118.not, label %if.end120, label %remove_host

if.end120:                                        ; preds = %tmio_mmc_request_dma.exit
  call void @__sanitizer_cov_trace_pc() #9
  %call122 = tail call i32 @dev_pm_qos_expose_latency_limit(ptr noundef %dev, i32 noundef 100) #7
  %call.i213 = tail call i32 @__pm_runtime_idle(ptr noundef %dev, i32 noundef 5) #7
  br label %cleanup

remove_host:                                      ; preds = %tmio_mmc_request_dma.exit
  %call.i.i.i215 = tail call zeroext i1 @__kasan_check_write(ptr noundef %usage_count.i210, i32 noundef 4) #7
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !143
  tail call void @llvm.prefetch.p0(ptr %usage_count.i210, i32 1, i32 3, i32 1) #7
  %77 = tail call { i32, i32, i32 } asm sideeffect "@ atomic_add_unless\0A1:\09ldrex\09$0, [$4]\0A\09teq\09$0, $5\0A\09beq\092f\0A\09add\09$1, $0, $6\0A\09strex\09$2, $1, [$4]\0A\09teq\09$2, #0\0A\09bne\091b\0A2:", "=&r,=&r,=&r,=*Qo,r,r,r,*Qo,~{cc}"(ptr elementtype(i32) %usage_count.i210, ptr %usage_count.i210, i32 0, i32 -1, ptr elementtype(i32) %usage_count.i210) #7, !srcloc !144
  %asmresult.i.i.i.i = extractvalue { i32, i32, i32 } %77, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i.i.i)
  %cmp.not.i.i.i.i = icmp eq i32 %asmresult.i.i.i.i, 0
  br i1 %cmp.not.i.i.i.i, label %remove_host.pm_runtime_put_noidle.exit_crit_edge, label %do.end11.i.i.i.i

remove_host.pm_runtime_put_noidle.exit_crit_edge: ; preds = %remove_host
  call void @__sanitizer_cov_trace_pc() #9
  br label %pm_runtime_put_noidle.exit

do.end11.i.i.i.i:                                 ; preds = %remove_host
  call void @__sanitizer_cov_trace_pc() #9
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !145
  br label %pm_runtime_put_noidle.exit

pm_runtime_put_noidle.exit:                       ; preds = %do.end11.i.i.i.i, %remove_host.pm_runtime_put_noidle.exit_crit_edge
  tail call void @tmio_mmc_host_remove(ptr noundef %_host)
  br label %cleanup

cleanup:                                          ; preds = %pm_runtime_put_noidle.exit, %if.end120, %if.end16.cleanup_crit_edge, %tmio_mmc_init_ocr.exit.cleanup_crit_edge, %if.end6.i.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call117, %pm_runtime_put_noidle.exit ], [ 0, %if.end120 ], [ -22, %entry.cleanup_crit_edge ], [ %call.i, %tmio_mmc_init_ocr.exit.cleanup_crit_edge ], [ -517, %if.end16.cleanup_crit_edge ], [ -517, %if.end6.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @tmio_mmc_get_timeout_cycles(ptr nocapture noundef readonly %host) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %host, align 4
  %bus_shift.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %2 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 40, %3
  %add.ptr.i = getelementptr i8, ptr %1, i32 %shl.i
  %4 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i) #7, !srcloc !140
  %5 = lshr i16 %4, 12
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %narrow = add nuw nsw i16 %5, 13
  %add = zext i16 %narrow to i32
  %shl = shl nuw nsw i32 1, %add
  ret i32 %shl
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mmc_gpiod_request_cd(ptr noundef, ptr noundef, i32 noundef, i1 noundef zeroext, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dma_max_mapping_size(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @mmc_can_gpio_ro(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mmc_gpio_get_ro(ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @mmc_can_gpio_cd(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mmc_gpio_get_cd(ptr noundef) #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @tmio_mmc_reset(ptr noundef %host) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %write16_hook.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 36
  %0 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i = icmp eq ptr %1, null
  br i1 %tobool.not.i, label %entry.if.end.i_crit_edge, label %land.lhs.true.i

entry.if.end.i_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %entry
  %call.i = tail call i32 %1(ptr noundef %host, i32 noundef 224) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool2.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool2.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %land.lhs.true.i.sd_ctrl_write16.exit_crit_edge

land.lhs.true.i.sd_ctrl_write16.exit_crit_edge:   ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %sd_ctrl_write16.exit

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

if.end.i:                                         ; preds = %land.lhs.true.i.if.end.i_crit_edge, %entry.if.end.i_crit_edge
  %2 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %host, align 4
  %bus_shift.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %4 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 224, %5
  %add.ptr.i = getelementptr i8, ptr %3, i32 %shl.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i, i16 0) #7, !srcloc !127
  br label %sd_ctrl_write16.exit

sd_ctrl_write16.exit:                             ; preds = %if.end.i, %land.lhs.true.i.sd_ctrl_write16.exit_crit_edge
  tail call void @usleep_range_state(i32 noundef 10000, i32 noundef 11000, i32 noundef 2) #7
  %6 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i34 = icmp eq ptr %7, null
  br i1 %tobool.not.i34, label %sd_ctrl_write16.exit.if.end.i41_crit_edge, label %land.lhs.true.i37

sd_ctrl_write16.exit.if.end.i41_crit_edge:        ; preds = %sd_ctrl_write16.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i41

land.lhs.true.i37:                                ; preds = %sd_ctrl_write16.exit
  %call.i35 = tail call i32 %7(ptr noundef %host, i32 noundef 224) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i35)
  %tobool2.not.i36 = icmp eq i32 %call.i35, 0
  br i1 %tobool2.not.i36, label %land.lhs.true.i37.if.end.i41_crit_edge, label %land.lhs.true.i37.sd_ctrl_write16.exit42_crit_edge

land.lhs.true.i37.sd_ctrl_write16.exit42_crit_edge: ; preds = %land.lhs.true.i37
  call void @__sanitizer_cov_trace_pc() #9
  br label %sd_ctrl_write16.exit42

land.lhs.true.i37.if.end.i41_crit_edge:           ; preds = %land.lhs.true.i37
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i41

if.end.i41:                                       ; preds = %land.lhs.true.i37.if.end.i41_crit_edge, %sd_ctrl_write16.exit.if.end.i41_crit_edge
  %8 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %host, align 4
  %bus_shift.i38 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %10 = ptrtoint ptr %bus_shift.i38 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %bus_shift.i38, align 4
  %shl.i39 = shl i32 224, %11
  %add.ptr.i40 = getelementptr i8, ptr %9, i32 %shl.i39
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i40, i16 256) #7, !srcloc !127
  br label %sd_ctrl_write16.exit42

sd_ctrl_write16.exit42:                           ; preds = %if.end.i41, %land.lhs.true.i37.sd_ctrl_write16.exit42_crit_edge
  tail call void @usleep_range_state(i32 noundef 10000, i32 noundef 11000, i32 noundef 2) #7
  %dma_ops.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 44
  %12 = ptrtoint ptr %dma_ops.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dma_ops.i, align 4
  %tobool.not.i43 = icmp eq ptr %13, null
  br i1 %tobool.not.i43, label %sd_ctrl_write16.exit42.tmio_mmc_abort_dma.exit_crit_edge, label %if.then.i

sd_ctrl_write16.exit42.tmio_mmc_abort_dma.exit_crit_edge: ; preds = %sd_ctrl_write16.exit42
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_abort_dma.exit

if.then.i:                                        ; preds = %sd_ctrl_write16.exit42
  call void @__sanitizer_cov_trace_pc() #9
  %abort.i = getelementptr inbounds %struct.tmio_mmc_dma_ops, ptr %13, i32 0, i32 4
  %14 = ptrtoint ptr %abort.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %abort.i, align 4
  tail call void %15(ptr noundef %host) #7
  br label %tmio_mmc_abort_dma.exit

tmio_mmc_abort_dma.exit:                          ; preds = %if.then.i, %sd_ctrl_write16.exit42.tmio_mmc_abort_dma.exit_crit_edge
  %reset = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 37
  %16 = ptrtoint ptr %reset to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %reset, align 4
  %tobool.not = icmp eq ptr %17, null
  br i1 %tobool.not, label %tmio_mmc_abort_dma.exit.if.end_crit_edge, label %if.then

tmio_mmc_abort_dma.exit.if.end_crit_edge:         ; preds = %tmio_mmc_abort_dma.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %tmio_mmc_abort_dma.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void %17(ptr noundef %host) #7
  br label %if.end

if.end:                                           ; preds = %if.then, %tmio_mmc_abort_dma.exit.if.end_crit_edge
  %sdcard_irq_mask_all = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 26
  %18 = ptrtoint ptr %sdcard_irq_mask_all to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %sdcard_irq_mask_all, align 4
  %sdcard_irq_setbit_mask.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 25
  %20 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %or.i = or i32 %21, %19
  %conv.i = trunc i32 %or.i to i16
  %22 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %host, align 4
  %bus_shift.i46 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %24 = ptrtoint ptr %bus_shift.i46 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %bus_shift.i46, align 4
  %shl.i47 = shl i32 32, %25
  %add.ptr.i48 = getelementptr i8, ptr %23, i32 %shl.i47
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %26 = tail call i16 @llvm.bswap.i16(i16 %conv.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i48, i16 %26) #7, !srcloc !127
  %shr.i = lshr i32 %or.i, 16
  %conv2.i = trunc i32 %shr.i to i16
  %27 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %host, align 4
  %29 = ptrtoint ptr %bus_shift.i46 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %bus_shift.i46, align 4
  %shl5.i = shl i32 34, %30
  %add.ptr6.i = getelementptr i8, ptr %28, i32 %shl5.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %31 = tail call i16 @llvm.bswap.i16(i16 %conv2.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i, i16 %31) #7, !srcloc !127
  %32 = ptrtoint ptr %sdcard_irq_mask_all to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %sdcard_irq_mask_all, align 4
  %sdcard_irq_mask = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 22
  %34 = ptrtoint ptr %sdcard_irq_mask to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %33, ptr %sdcard_irq_mask, align 4
  %native_hotplug = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 30
  %35 = ptrtoint ptr %native_hotplug to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %native_hotplug, align 4, !range !129
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %36)
  %tobool3.not = icmp eq i8 %36, 0
  br i1 %tobool3.not, label %if.end.if.end5_crit_edge, label %if.then4

if.end.if.end5_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %and1.i = and i32 %33, -25
  %37 = ptrtoint ptr %sdcard_irq_mask to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %and1.i, ptr %sdcard_irq_mask, align 4
  %38 = ptrtoint ptr %sdcard_irq_setbit_mask.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %sdcard_irq_setbit_mask.i, align 4
  %or.i.i = or i32 %39, %and1.i
  %conv.i.i = trunc i32 %or.i.i to i16
  %40 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %host, align 4
  %42 = ptrtoint ptr %bus_shift.i46 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %bus_shift.i46, align 4
  %shl.i.i = shl i32 32, %43
  %add.ptr.i.i = getelementptr i8, ptr %41, i32 %shl.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %44 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i, i16 %44) #7, !srcloc !127
  %shr.i.i = lshr i32 %or.i.i, 16
  %conv2.i.i = trunc i32 %shr.i.i to i16
  %45 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %host, align 4
  %47 = ptrtoint ptr %bus_shift.i46 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %bus_shift.i46, align 4
  %shl5.i.i = shl i32 34, %48
  %add.ptr6.i.i = getelementptr i8, ptr %46, i32 %shl5.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %49 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i, i16 %49) #7, !srcloc !127
  br label %if.end5

if.end5:                                          ; preds = %if.then4, %if.end.if.end5_crit_edge
  %mmc = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 4
  %50 = ptrtoint ptr %mmc to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %mmc, align 4
  %bus_width = getelementptr inbounds %struct.mmc_host, ptr %51, i32 0, i32 28, i32 6
  %52 = ptrtoint ptr %bus_width to i32
  call void @__asan_load1_noabort(i32 %52)
  %53 = load i8, ptr %bus_width, align 1
  %54 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %host, align 4
  %56 = ptrtoint ptr %bus_shift.i46 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %bus_shift.i46, align 4
  %shl.i.i51 = shl i32 40, %57
  %add.ptr.i.i52 = getelementptr i8, ptr %55, i32 %shl.i.i51
  %58 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i.i52) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %59 = and i16 %58, -161
  %60 = tail call i16 @llvm.bswap.i16(i16 %59) #7
  %61 = zext i8 %53 to i64
  call void @__sanitizer_cov_trace_switch(i64 %61, ptr @__sancov_gen_cov_switch_values)
  switch i8 %53, label %if.end5.if.end13.i_crit_edge [
    i8 0, label %if.then.i53
    i8 3, label %if.then9.i
  ]

if.end5.if.end13.i_crit_edge:                     ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end13.i

if.then.i53:                                      ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  %62 = or i16 %60, -32768
  br label %if.end13.i

if.then9.i:                                       ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  %63 = or i16 %60, 8192
  br label %if.end13.i

if.end13.i:                                       ; preds = %if.then9.i, %if.then.i53, %if.end5.if.end13.i_crit_edge
  %reg.0.i = phi i16 [ %62, %if.then.i53 ], [ %63, %if.then9.i ], [ %60, %if.end5.if.end13.i_crit_edge ]
  %64 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i.i = icmp eq ptr %65, null
  br i1 %tobool.not.i.i, label %if.end13.i.if.end.i.i_crit_edge, label %land.lhs.true.i.i

if.end13.i.if.end.i.i_crit_edge:                  ; preds = %if.end13.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i.i

land.lhs.true.i.i:                                ; preds = %if.end13.i
  %call.i.i = tail call i32 %65(ptr noundef %host, i32 noundef 40) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool2.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.if.end.i.i_crit_edge, label %land.lhs.true.i.i.tmio_mmc_set_bus_width.exit_crit_edge

land.lhs.true.i.i.tmio_mmc_set_bus_width.exit_crit_edge: ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_set_bus_width.exit

land.lhs.true.i.i.if.end.i.i_crit_edge:           ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i.i

if.end.i.i:                                       ; preds = %land.lhs.true.i.i.if.end.i.i_crit_edge, %if.end13.i.if.end.i.i_crit_edge
  %66 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %host, align 4
  %68 = ptrtoint ptr %bus_shift.i46 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %bus_shift.i46, align 4
  %shl.i19.i = shl i32 40, %69
  %add.ptr.i20.i = getelementptr i8, ptr %67, i32 %shl.i19.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %70 = tail call i16 @llvm.bswap.i16(i16 %reg.0.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i20.i, i16 %70) #7, !srcloc !127
  br label %tmio_mmc_set_bus_width.exit

tmio_mmc_set_bus_width.exit:                      ; preds = %if.end.i.i, %land.lhs.true.i.i.tmio_mmc_set_bus_width.exit_crit_edge
  %pdata = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 13
  %71 = ptrtoint ptr %pdata to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %pdata, align 4
  %flags = getelementptr inbounds %struct.tmio_mmc_data, ptr %72, i32 0, i32 5
  %73 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %flags, align 4
  %and = and i32 %74, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool6.not = icmp eq i32 %and, 0
  br i1 %tobool6.not, label %tmio_mmc_set_bus_width.exit.if.end8_crit_edge, label %if.then7

tmio_mmc_set_bus_width.exit.if.end8_crit_edge:    ; preds = %tmio_mmc_set_bus_width.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8

if.then7:                                         ; preds = %tmio_mmc_set_bus_width.exit
  %sdio_irq_mask = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 23
  %75 = ptrtoint ptr %sdio_irq_mask to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %sdio_irq_mask, align 4
  %conv = trunc i32 %76 to i16
  %77 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i55 = icmp eq ptr %78, null
  br i1 %tobool.not.i55, label %if.then7.if.end.i62_crit_edge, label %land.lhs.true.i58

if.then7.if.end.i62_crit_edge:                    ; preds = %if.then7
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i62

land.lhs.true.i58:                                ; preds = %if.then7
  %call.i56 = tail call i32 %78(ptr noundef %host, i32 noundef 56) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i56)
  %tobool2.not.i57 = icmp eq i32 %call.i56, 0
  br i1 %tobool2.not.i57, label %land.lhs.true.i58.if.end.i62_crit_edge, label %land.lhs.true.i58.sd_ctrl_write16.exit63_crit_edge

land.lhs.true.i58.sd_ctrl_write16.exit63_crit_edge: ; preds = %land.lhs.true.i58
  call void @__sanitizer_cov_trace_pc() #9
  br label %sd_ctrl_write16.exit63

land.lhs.true.i58.if.end.i62_crit_edge:           ; preds = %land.lhs.true.i58
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i62

if.end.i62:                                       ; preds = %land.lhs.true.i58.if.end.i62_crit_edge, %if.then7.if.end.i62_crit_edge
  %79 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %host, align 4
  %81 = ptrtoint ptr %bus_shift.i46 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %bus_shift.i46, align 4
  %shl.i60 = shl i32 56, %82
  %add.ptr.i61 = getelementptr i8, ptr %80, i32 %shl.i60
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %83 = tail call i16 @llvm.bswap.i16(i16 %conv) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i61, i16 %83) #7, !srcloc !127
  br label %sd_ctrl_write16.exit63

sd_ctrl_write16.exit63:                           ; preds = %if.end.i62, %land.lhs.true.i58.sd_ctrl_write16.exit63_crit_edge
  %84 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i65 = icmp eq ptr %85, null
  br i1 %tobool.not.i65, label %sd_ctrl_write16.exit63.if.end.i72_crit_edge, label %land.lhs.true.i68

sd_ctrl_write16.exit63.if.end.i72_crit_edge:      ; preds = %sd_ctrl_write16.exit63
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i72

land.lhs.true.i68:                                ; preds = %sd_ctrl_write16.exit63
  %call.i66 = tail call i32 %85(ptr noundef %host, i32 noundef 52) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i66)
  %tobool2.not.i67 = icmp eq i32 %call.i66, 0
  br i1 %tobool2.not.i67, label %land.lhs.true.i68.if.end.i72_crit_edge, label %land.lhs.true.i68.if.end8_crit_edge

land.lhs.true.i68.if.end8_crit_edge:              ; preds = %land.lhs.true.i68
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8

land.lhs.true.i68.if.end.i72_crit_edge:           ; preds = %land.lhs.true.i68
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i72

if.end.i72:                                       ; preds = %land.lhs.true.i68.if.end.i72_crit_edge, %sd_ctrl_write16.exit63.if.end.i72_crit_edge
  %86 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %host, align 4
  %88 = ptrtoint ptr %bus_shift.i46 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %bus_shift.i46, align 4
  %shl.i70 = shl i32 52, %89
  %add.ptr.i71 = getelementptr i8, ptr %87, i32 %shl.i70
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i71, i16 256) #7, !srcloc !127
  br label %if.end8

if.end8:                                          ; preds = %if.end.i72, %land.lhs.true.i68.if.end8_crit_edge, %tmio_mmc_set_bus_width.exit.if.end8_crit_edge
  %90 = ptrtoint ptr %mmc to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %mmc, align 4
  %card = getelementptr inbounds %struct.mmc_host, ptr %91, i32 0, i32 37
  %92 = ptrtoint ptr %card to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %card, align 4
  %tobool10.not = icmp eq ptr %93, null
  br i1 %tobool10.not, label %if.end8.if.end13_crit_edge, label %if.then11

if.end8.if.end13_crit_edge:                       ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end13

if.then11:                                        ; preds = %if.end8
  %can_retune.i = getelementptr inbounds %struct.mmc_host, ptr %91, i32 0, i32 29
  %94 = ptrtoint ptr %can_retune.i to i32
  call void @__asan_load2_noabort(i32 %94)
  %bf.load.i = load i16, ptr %can_retune.i, align 8
  %95 = and i16 %bf.load.i, 4096
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %95)
  %tobool.not.i74 = icmp eq i16 %95, 0
  br i1 %tobool.not.i74, label %if.then11.if.end13_crit_edge, label %if.then.i75

if.then11.if.end13_crit_edge:                     ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end13

if.then.i75:                                      ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #9
  %need_retune.i = getelementptr inbounds %struct.mmc_host, ptr %91, i32 0, i32 32
  %96 = ptrtoint ptr %need_retune.i to i32
  call void @__asan_store4_noabort(i32 %96)
  store i32 1, ptr %need_retune.i, align 4
  br label %if.end13

if.end13:                                         ; preds = %if.then.i75, %if.then11.if.end13_crit_edge, %if.end8.if.end13_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_spin_lock_init(ptr noundef, ptr noundef, ptr noundef, i16 noundef signext) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__mutex_init(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__init_work(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @tmio_mmc_reset_work(ptr noundef %work) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %work, i32 -208
  %lock = getelementptr i8, ptr %work, i32 164
  %call3 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %lock) #7
  %mrq6 = getelementptr i8, ptr %work, i32 -200
  %0 = ptrtoint ptr %mrq6 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %mrq6, align 4
  %tobool.not.i = icmp eq ptr %1, null
  %cmp.i = icmp ugt ptr %1, inttoptr (i32 -4096 to ptr)
  %spec.select.i = or i1 %tobool.not.i, %cmp.i
  br i1 %spec.select.i, label %entry.if.then_crit_edge, label %lor.lhs.false

entry.if.then_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then

lor.lhs.false:                                    ; preds = %entry
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %2 = load volatile i32, ptr @jiffies, align 128
  %last_req_ts = getelementptr i8, ptr %work, i32 208
  %3 = ptrtoint ptr %last_req_ts to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %last_req_ts, align 4
  %add.neg = add i32 %2, -500
  %sub = sub i32 %add.neg, %4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub)
  %cmp10 = icmp slt i32 %sub, 0
  br i1 %cmp10, label %lor.lhs.false.if.then_crit_edge, label %do.end15

lor.lhs.false.if.then_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then

if.then:                                          ; preds = %lor.lhs.false.if.then_crit_edge, %entry.if.then_crit_edge
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #7
  br label %cleanup

do.end15:                                         ; preds = %lor.lhs.false
  %pdev = getelementptr i8, ptr %work, i32 -68
  %5 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %pdev, align 4
  %dev = getelementptr inbounds %struct.platform_device, ptr %6, i32 0, i32 3
  %cmd = getelementptr inbounds %struct.mmc_request, ptr %1, i32 0, i32 1
  %7 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %cmd, align 4
  %9 = ptrtoint ptr %8 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %8, align 4
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %dev, ptr noundef nonnull @.str.43, i32 noundef %10) #10
  %data = getelementptr i8, ptr %work, i32 -196
  %11 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %data, align 4
  %tobool.not = icmp eq ptr %12, null
  br i1 %tobool.not, label %if.else, label %if.then16

if.then16:                                        ; preds = %do.end15
  call void @__sanitizer_cov_trace_pc() #9
  %error = getelementptr inbounds %struct.mmc_data, ptr %12, i32 0, i32 5
  br label %if.end27

if.else:                                          ; preds = %do.end15
  %cmd18 = getelementptr i8, ptr %work, i32 -204
  %13 = ptrtoint ptr %cmd18 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %cmd18, align 4
  %tobool19.not = icmp eq ptr %14, null
  br i1 %tobool19.not, label %if.else23, label %if.then20

if.then20:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  %error22 = getelementptr inbounds %struct.mmc_command, ptr %14, i32 0, i32 5
  br label %if.end27

if.else23:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  %15 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %cmd, align 4
  %error25 = getelementptr inbounds %struct.mmc_command, ptr %16, i32 0, i32 5
  br label %if.end27

if.end27:                                         ; preds = %if.else23, %if.then20, %if.then16
  %error22.sink = phi ptr [ %error22, %if.then20 ], [ %error25, %if.else23 ], [ %error, %if.then16 ]
  %17 = ptrtoint ptr %error22.sink to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 -110, ptr %error22.sink, align 4
  %cmd28 = getelementptr i8, ptr %work, i32 -204
  %18 = ptrtoint ptr %cmd28 to i32
  call void @__asan_store4_noabort(i32 %18)
  store ptr null, ptr %cmd28, align 4
  %19 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %19)
  store ptr null, ptr %data, align 4
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #7
  tail call fastcc void @tmio_mmc_reset(ptr noundef %add.ptr)
  %20 = ptrtoint ptr %mrq6 to i32
  call void @__asan_store4_noabort(i32 %20)
  store ptr null, ptr %mrq6, align 4
  %mmc = getelementptr i8, ptr %work, i32 -192
  %21 = ptrtoint ptr %mmc to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %mmc, align 4
  tail call void @mmc_request_done(ptr noundef %22, ptr noundef nonnull %1) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end27, %if.then
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @init_timer_key(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @delayed_work_timer_fn(ptr noundef) #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @tmio_mmc_done_work(ptr noundef %work) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %work, i32 -308
  %lock.i = getelementptr i8, ptr %work, i32 64
  %call2.i = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %lock.i) #7
  %dma_ops.i.i = getelementptr i8, ptr %work, i32 256
  %0 = ptrtoint ptr %dma_ops.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dma_ops.i.i, align 4
  %tobool.not.i.i = icmp eq ptr %1, null
  br i1 %tobool.not.i.i, label %entry.tmio_mmc_end_dma.exit.i_crit_edge, label %land.lhs.true.i.i

entry.tmio_mmc_end_dma.exit.i_crit_edge:          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_end_dma.exit.i

land.lhs.true.i.i:                                ; preds = %entry
  %end.i.i = getelementptr inbounds %struct.tmio_mmc_dma_ops, ptr %1, i32 0, i32 6
  %2 = ptrtoint ptr %end.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %end.i.i, align 4
  %tobool2.not.i.i = icmp eq ptr %3, null
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.tmio_mmc_end_dma.exit.i_crit_edge, label %if.then.i.i

land.lhs.true.i.i.tmio_mmc_end_dma.exit.i_crit_edge: ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_end_dma.exit.i

if.then.i.i:                                      ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void %3(ptr noundef %add.ptr) #7
  br label %tmio_mmc_end_dma.exit.i

tmio_mmc_end_dma.exit.i:                          ; preds = %if.then.i.i, %land.lhs.true.i.i.tmio_mmc_end_dma.exit.i_crit_edge, %entry.tmio_mmc_end_dma.exit.i_crit_edge
  %mrq5.i = getelementptr i8, ptr %work, i32 -300
  %4 = ptrtoint ptr %mrq5.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %mrq5.i, align 4
  %tobool.not.i78.i = icmp eq ptr %5, null
  %cmp.i.i = icmp ugt ptr %5, inttoptr (i32 -4096 to ptr)
  %spec.select.i.i = or i1 %tobool.not.i78.i, %cmp.i.i
  br i1 %spec.select.i.i, label %if.then.i, label %if.end.i

if.then.i:                                        ; preds = %tmio_mmc_end_dma.exit.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock.i, i32 noundef %call2.i) #7
  br label %tmio_mmc_finish_request.exit

if.end.i:                                         ; preds = %tmio_mmc_end_dma.exit.i
  %cmd.i = getelementptr i8, ptr %work, i32 -304
  %6 = ptrtoint ptr %cmd.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %cmd.i, align 4
  %8 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %5, align 4
  %cmp8.not.i = icmp eq ptr %7, %9
  br i1 %cmp8.not.i, label %if.end.i.if.end13.i_crit_edge, label %if.then10.i

if.end.i.if.end13.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end13.i

if.then10.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  %10 = ptrtoint ptr %cmd.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr null, ptr %cmd.i, align 4
  %data.i = getelementptr i8, ptr %work, i32 -296
  %11 = ptrtoint ptr %data.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store ptr null, ptr %data.i, align 4
  %12 = ptrtoint ptr %mrq5.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store ptr null, ptr %mrq5.i, align 4
  br label %if.end13.i

if.end13.i:                                       ; preds = %if.then10.i, %if.end.i.if.end13.i_crit_edge
  %delayed_reset_work.i = getelementptr i8, ptr %work, i32 -100
  %call14.i = tail call zeroext i1 @cancel_delayed_work(ptr noundef %delayed_reset_work.i) #7
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock.i, i32 noundef %call2.i) #7
  %cmd16.i = getelementptr inbounds %struct.mmc_request, ptr %5, i32 0, i32 1
  %13 = ptrtoint ptr %cmd16.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %cmd16.i, align 4
  %error.i = getelementptr inbounds %struct.mmc_command, ptr %14, i32 0, i32 5
  %15 = ptrtoint ptr %error.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %error.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %16)
  %tobool.not.i = icmp eq i32 %16, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %if.end13.i.if.then22.i_crit_edge

if.end13.i.if.then22.i_crit_edge:                 ; preds = %if.end13.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then22.i

lor.lhs.false.i:                                  ; preds = %if.end13.i
  %data17.i = getelementptr inbounds %struct.mmc_request, ptr %5, i32 0, i32 2
  %17 = ptrtoint ptr %data17.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %data17.i, align 4
  %tobool18.not.i = icmp eq ptr %18, null
  br i1 %tobool18.not.i, label %lor.lhs.false.i.if.end23.i_crit_edge, label %land.lhs.true.i

lor.lhs.false.i.if.end23.i_crit_edge:             ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end23.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i
  %error20.i = getelementptr inbounds %struct.mmc_data, ptr %18, i32 0, i32 5
  %19 = ptrtoint ptr %error20.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %error20.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %20)
  %tobool21.not.i = icmp eq i32 %20, 0
  br i1 %tobool21.not.i, label %land.lhs.true.i.if.end23.i_crit_edge, label %land.lhs.true.i.if.then22.i_crit_edge

land.lhs.true.i.if.then22.i_crit_edge:            ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then22.i

land.lhs.true.i.if.end23.i_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end23.i

if.then22.i:                                      ; preds = %land.lhs.true.i.if.then22.i_crit_edge, %if.end13.i.if.then22.i_crit_edge
  %sdcard_irq_setbit_mask.i.i.i = getelementptr i8, ptr %work, i32 56
  %21 = ptrtoint ptr %sdcard_irq_setbit_mask.i.i.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %sdcard_irq_setbit_mask.i.i.i, align 4
  %or.i.i.i = or i32 %22, -54525982
  %conv.i.i.i = trunc i32 %or.i.i.i to i16
  %23 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %add.ptr, align 4
  %bus_shift.i.i.i = getelementptr i8, ptr %work, i32 -172
  %25 = ptrtoint ptr %bus_shift.i.i.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %bus_shift.i.i.i, align 4
  %shl.i.i.i = shl i32 28, %26
  %add.ptr.i.i.i = getelementptr i8, ptr %24, i32 %shl.i.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %27 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i.i, i16 %27) #7, !srcloc !127
  %shr.i.i.i = lshr i32 %or.i.i.i, 16
  %conv2.i.i.i = trunc i32 %shr.i.i.i to i16
  %28 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %add.ptr, align 4
  %30 = ptrtoint ptr %bus_shift.i.i.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %bus_shift.i.i.i, align 4
  %shl5.i.i.i = shl i32 30, %31
  %add.ptr6.i.i.i = getelementptr i8, ptr %29, i32 %shl5.i.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %32 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i.i, i16 %32) #7, !srcloc !127
  %33 = ptrtoint ptr %dma_ops.i.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %dma_ops.i.i, align 4
  %tobool.not.i80.i = icmp eq ptr %34, null
  br i1 %tobool.not.i80.i, label %if.then22.i.if.end23.i_crit_edge, label %if.then.i81.i

if.then22.i.if.end23.i_crit_edge:                 ; preds = %if.then22.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end23.i

if.then.i81.i:                                    ; preds = %if.then22.i
  call void @__sanitizer_cov_trace_pc() #9
  %abort.i.i = getelementptr inbounds %struct.tmio_mmc_dma_ops, ptr %34, i32 0, i32 4
  %35 = ptrtoint ptr %abort.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %abort.i.i, align 4
  tail call void %36(ptr noundef %add.ptr) #7
  br label %if.end23.i

if.end23.i:                                       ; preds = %if.then.i81.i, %if.then22.i.if.end23.i_crit_edge, %land.lhs.true.i.if.end23.i_crit_edge, %lor.lhs.false.i.if.end23.i_crit_edge
  %check_retune.i = getelementptr i8, ptr %work, i32 232
  %37 = ptrtoint ptr %check_retune.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %check_retune.i, align 4
  %tobool24.not.i = icmp eq ptr %38, null
  br i1 %tobool24.not.i, label %if.end23.i.if.end30.i_crit_edge, label %land.lhs.true25.i

if.end23.i.if.end30.i_crit_edge:                  ; preds = %if.end23.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end30.i

land.lhs.true25.i:                                ; preds = %if.end23.i
  %call27.i = tail call zeroext i1 %38(ptr noundef %add.ptr, ptr noundef nonnull %5) #7
  br i1 %call27.i, label %if.then29.i, label %land.lhs.true25.i.if.end30.i_crit_edge

land.lhs.true25.i.if.end30.i_crit_edge:           ; preds = %land.lhs.true25.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end30.i

if.then29.i:                                      ; preds = %land.lhs.true25.i
  %mmc.i = getelementptr i8, ptr %work, i32 -292
  %39 = ptrtoint ptr %mmc.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %mmc.i, align 4
  %can_retune.i.i = getelementptr inbounds %struct.mmc_host, ptr %40, i32 0, i32 29
  %41 = ptrtoint ptr %can_retune.i.i to i32
  call void @__asan_load2_noabort(i32 %41)
  %bf.load.i.i = load i16, ptr %can_retune.i.i, align 8
  %42 = and i16 %bf.load.i.i, 4096
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %42)
  %tobool.not.i82.i = icmp eq i16 %42, 0
  br i1 %tobool.not.i82.i, label %if.then29.i.if.end30.i_crit_edge, label %if.then.i83.i

if.then29.i.if.end30.i_crit_edge:                 ; preds = %if.then29.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end30.i

if.then.i83.i:                                    ; preds = %if.then29.i
  call void @__sanitizer_cov_trace_pc() #9
  %need_retune.i.i = getelementptr inbounds %struct.mmc_host, ptr %40, i32 0, i32 32
  %43 = ptrtoint ptr %need_retune.i.i to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 1, ptr %need_retune.i.i, align 4
  br label %if.end30.i

if.end30.i:                                       ; preds = %if.then.i83.i, %if.then29.i.if.end30.i_crit_edge, %land.lhs.true25.i.if.end30.i_crit_edge, %if.end23.i.if.end30.i_crit_edge
  %44 = ptrtoint ptr %mrq5.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %mrq5.i, align 4
  %tobool32.not.i = icmp eq ptr %45, null
  br i1 %tobool32.not.i, label %if.end30.i.if.end38.i_crit_edge, label %land.lhs.true33.i

if.end30.i.if.end38.i_crit_edge:                  ; preds = %if.end30.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end38.i

land.lhs.true33.i:                                ; preds = %if.end30.i
  %46 = ptrtoint ptr %cmd16.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %cmd16.i, align 4
  %error35.i = getelementptr inbounds %struct.mmc_command, ptr %47, i32 0, i32 5
  %48 = ptrtoint ptr %error35.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %error35.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %49)
  %tobool36.not.i = icmp eq i32 %49, 0
  br i1 %tobool36.not.i, label %if.then37.i, label %land.lhs.true33.i.if.end38.i_crit_edge

land.lhs.true33.i.if.end38.i_crit_edge:           ; preds = %land.lhs.true33.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end38.i

if.then37.i:                                      ; preds = %land.lhs.true33.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call fastcc void @tmio_process_mrq(ptr noundef %add.ptr, ptr noundef nonnull %5) #7
  br label %tmio_mmc_finish_request.exit

if.end38.i:                                       ; preds = %land.lhs.true33.i.if.end38.i_crit_edge, %if.end30.i.if.end38.i_crit_edge
  %fixup_request.i = getelementptr i8, ptr %work, i32 236
  %50 = ptrtoint ptr %fixup_request.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %fixup_request.i, align 4
  %tobool39.not.i = icmp eq ptr %51, null
  br i1 %tobool39.not.i, label %if.end38.i.if.end42.i_crit_edge, label %if.then40.i

if.end38.i.if.end42.i_crit_edge:                  ; preds = %if.end38.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end42.i

if.then40.i:                                      ; preds = %if.end38.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void %51(ptr noundef %add.ptr, ptr noundef nonnull %5) #7
  br label %if.end42.i

if.end42.i:                                       ; preds = %if.then40.i, %if.end38.i.if.end42.i_crit_edge
  %mmc43.i = getelementptr i8, ptr %work, i32 -292
  %52 = ptrtoint ptr %mmc43.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %mmc43.i, align 4
  tail call void @mmc_request_done(ptr noundef %53, ptr noundef nonnull %5) #7
  br label %tmio_mmc_finish_request.exit

tmio_mmc_finish_request.exit:                     ; preds = %if.end42.i, %if.then37.i, %if.then.i
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @pm_runtime_set_autosuspend_delay(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @pm_runtime_enable(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mmc_add_host(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dev_pm_qos_expose_latency_limit(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @tmio_mmc_host_remove(ptr noundef %host) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %pdev1 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 12
  %0 = ptrtoint ptr %pdev1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pdev1, align 4
  %mmc2 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 4
  %2 = ptrtoint ptr %mmc2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %mmc2, align 4
  %dev = getelementptr inbounds %struct.platform_device, ptr %1, i32 0, i32 3
  %call.i = tail call i32 @__pm_runtime_resume(ptr noundef %dev, i32 noundef 4) #7
  %pdata = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 13
  %4 = ptrtoint ptr %pdata to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %pdata, align 4
  %flags = getelementptr inbounds %struct.tmio_mmc_data, ptr %5, i32 0, i32 5
  %6 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %flags, align 4
  %and = and i32 %7, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  %write16_hook.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 36
  %8 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i = icmp eq ptr %9, null
  br i1 %tobool.not.i, label %if.then.if.end.i_crit_edge, label %land.lhs.true.i

if.then.if.end.i_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %if.then
  %call.i27 = tail call i32 %9(ptr noundef %host, i32 noundef 52) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i27)
  %tobool2.not.i = icmp eq i32 %call.i27, 0
  br i1 %tobool2.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %land.lhs.true.i.if.end_crit_edge

land.lhs.true.i.if.end_crit_edge:                 ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

if.end.i:                                         ; preds = %land.lhs.true.i.if.end.i_crit_edge, %if.then.if.end.i_crit_edge
  %10 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %host, align 4
  %bus_shift.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %12 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 52, %13
  %add.ptr.i = getelementptr i8, ptr %11, i32 %shl.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i, i16 0) #7, !srcloc !127
  br label %if.end

if.end:                                           ; preds = %if.end.i, %land.lhs.true.i.if.end_crit_edge, %entry.if.end_crit_edge
  tail call void @dev_pm_qos_hide_latency_limit(ptr noundef %dev) #7
  tail call void @mmc_remove_host(ptr noundef %3) #7
  %done = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 21
  %call4 = tail call zeroext i1 @cancel_work_sync(ptr noundef %done) #7
  %delayed_reset_work = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 20
  %call5 = tail call zeroext i1 @cancel_delayed_work_sync(ptr noundef %delayed_reset_work) #7
  %dma_ops.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 44
  %14 = ptrtoint ptr %dma_ops.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %dma_ops.i, align 4
  %tobool.not.i28 = icmp eq ptr %15, null
  br i1 %tobool.not.i28, label %if.end.tmio_mmc_release_dma.exit_crit_edge, label %if.then.i

if.end.tmio_mmc_release_dma.exit_crit_edge:       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_release_dma.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %release.i = getelementptr inbounds %struct.tmio_mmc_dma_ops, ptr %15, i32 0, i32 3
  %16 = ptrtoint ptr %release.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %release.i, align 4
  tail call void %17(ptr noundef %host) #7
  br label %tmio_mmc_release_dma.exit

tmio_mmc_release_dma.exit:                        ; preds = %if.then.i, %if.end.tmio_mmc_release_dma.exit_crit_edge
  %sdcard_irq_mask_all = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 26
  %18 = ptrtoint ptr %sdcard_irq_mask_all to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %sdcard_irq_mask_all, align 4
  %and.i = and i32 %19, 54525981
  %sdcard_irq_mask.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 22
  %20 = ptrtoint ptr %sdcard_irq_mask.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %sdcard_irq_mask.i, align 4
  %or.i = or i32 %21, %and.i
  store i32 %or.i, ptr %sdcard_irq_mask.i, align 4
  %sdcard_irq_setbit_mask.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 25
  %22 = ptrtoint ptr %sdcard_irq_setbit_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %sdcard_irq_setbit_mask.i.i, align 4
  %or.i.i = or i32 %23, %or.i
  %conv.i.i = trunc i32 %or.i.i to i16
  %24 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %host, align 4
  %bus_shift.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %26 = ptrtoint ptr %bus_shift.i.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %bus_shift.i.i, align 4
  %shl.i.i = shl i32 32, %27
  %add.ptr.i.i = getelementptr i8, ptr %25, i32 %shl.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %28 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i, i16 %28) #7, !srcloc !127
  %shr.i.i = lshr i32 %or.i.i, 16
  %conv2.i.i = trunc i32 %shr.i.i to i16
  %29 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %host, align 4
  %31 = ptrtoint ptr %bus_shift.i.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %bus_shift.i.i, align 4
  %shl5.i.i = shl i32 34, %32
  %add.ptr6.i.i = getelementptr i8, ptr %30, i32 %shl5.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %33 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i, i16 %33) #7, !srcloc !127
  %native_hotplug = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 30
  %34 = ptrtoint ptr %native_hotplug to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %native_hotplug, align 4, !range !129
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %35)
  %tobool6.not = icmp eq i8 %35, 0
  br i1 %tobool6.not, label %tmio_mmc_release_dma.exit.if.end9_crit_edge, label %if.then7

tmio_mmc_release_dma.exit.if.end9_crit_edge:      ; preds = %tmio_mmc_release_dma.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end9

if.then7:                                         ; preds = %tmio_mmc_release_dma.exit
  %usage_count.i = getelementptr inbounds %struct.platform_device, ptr %1, i32 0, i32 3, i32 12, i32 13
  %call.i.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %usage_count.i, i32 noundef 4) #7
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !143
  tail call void @llvm.prefetch.p0(ptr %usage_count.i, i32 1, i32 3, i32 1) #7
  %36 = tail call { i32, i32, i32 } asm sideeffect "@ atomic_add_unless\0A1:\09ldrex\09$0, [$4]\0A\09teq\09$0, $5\0A\09beq\092f\0A\09add\09$1, $0, $6\0A\09strex\09$2, $1, [$4]\0A\09teq\09$2, #0\0A\09bne\091b\0A2:", "=&r,=&r,=&r,=*Qo,r,r,r,*Qo,~{cc}"(ptr elementtype(i32) %usage_count.i, ptr %usage_count.i, i32 0, i32 -1, ptr elementtype(i32) %usage_count.i) #7, !srcloc !144
  %asmresult.i.i.i.i = extractvalue { i32, i32, i32 } %36, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i.i.i)
  %cmp.not.i.i.i.i = icmp eq i32 %asmresult.i.i.i.i, 0
  br i1 %cmp.not.i.i.i.i, label %if.then7.if.end9_crit_edge, label %do.end11.i.i.i.i

if.then7.if.end9_crit_edge:                       ; preds = %if.then7
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end9

do.end11.i.i.i.i:                                 ; preds = %if.then7
  call void @__sanitizer_cov_trace_pc() #9
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !145
  br label %if.end9

if.end9:                                          ; preds = %do.end11.i.i.i.i, %if.then7.if.end9_crit_edge, %tmio_mmc_release_dma.exit.if.end9_crit_edge
  tail call void @__pm_runtime_disable(ptr noundef %dev, i1 noundef zeroext true) #7
  tail call void @__pm_runtime_use_autosuspend(ptr noundef %dev, i1 noundef zeroext false) #7
  %usage_count.i30 = getelementptr inbounds %struct.platform_device, ptr %1, i32 0, i32 3, i32 12, i32 13
  %call.i.i.i31 = tail call zeroext i1 @__kasan_check_write(ptr noundef %usage_count.i30, i32 noundef 4) #7
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !143
  tail call void @llvm.prefetch.p0(ptr %usage_count.i30, i32 1, i32 3, i32 1) #7
  %37 = tail call { i32, i32, i32 } asm sideeffect "@ atomic_add_unless\0A1:\09ldrex\09$0, [$4]\0A\09teq\09$0, $5\0A\09beq\092f\0A\09add\09$1, $0, $6\0A\09strex\09$2, $1, [$4]\0A\09teq\09$2, #0\0A\09bne\091b\0A2:", "=&r,=&r,=&r,=*Qo,r,r,r,*Qo,~{cc}"(ptr elementtype(i32) %usage_count.i30, ptr %usage_count.i30, i32 0, i32 -1, ptr elementtype(i32) %usage_count.i30) #7, !srcloc !144
  %asmresult.i.i.i.i32 = extractvalue { i32, i32, i32 } %37, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i.i.i32)
  %cmp.not.i.i.i.i33 = icmp eq i32 %asmresult.i.i.i.i32, 0
  br i1 %cmp.not.i.i.i.i33, label %if.end9.pm_runtime_put_noidle.exit35_crit_edge, label %do.end11.i.i.i.i34

if.end9.pm_runtime_put_noidle.exit35_crit_edge:   ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #9
  br label %pm_runtime_put_noidle.exit35

do.end11.i.i.i.i34:                               ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #9
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !145
  br label %pm_runtime_put_noidle.exit35

pm_runtime_put_noidle.exit35:                     ; preds = %do.end11.i.i.i.i34, %if.end9.pm_runtime_put_noidle.exit35_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dev_pm_qos_hide_latency_limit(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @mmc_remove_host(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @cancel_work_sync(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @cancel_delayed_work_sync(ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @tmio_mmc_host_runtime_suspend(ptr nocapture noundef readonly %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i = getelementptr inbounds %struct.device, ptr %dev, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i, align 4
  %sdcard_irq_mask_all = getelementptr inbounds %struct.tmio_mmc_host, ptr %1, i32 0, i32 26
  %2 = ptrtoint ptr %sdcard_irq_mask_all to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %sdcard_irq_mask_all, align 4
  %and.i = and i32 %3, 54525981
  %sdcard_irq_mask.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %1, i32 0, i32 22
  %4 = ptrtoint ptr %sdcard_irq_mask.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %sdcard_irq_mask.i, align 4
  %or.i = or i32 %5, %and.i
  store i32 %or.i, ptr %sdcard_irq_mask.i, align 4
  %sdcard_irq_setbit_mask.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %1, i32 0, i32 25
  %6 = ptrtoint ptr %sdcard_irq_setbit_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %sdcard_irq_setbit_mask.i.i, align 4
  %or.i.i = or i32 %7, %or.i
  %conv.i.i = trunc i32 %or.i.i to i16
  %8 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %1, align 4
  %bus_shift.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %1, i32 0, i32 11
  %10 = ptrtoint ptr %bus_shift.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %bus_shift.i.i, align 4
  %shl.i.i = shl i32 32, %11
  %add.ptr.i.i = getelementptr i8, ptr %9, i32 %shl.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %12 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i, i16 %12) #7, !srcloc !127
  %shr.i.i = lshr i32 %or.i.i, 16
  %conv2.i.i = trunc i32 %shr.i.i to i16
  %13 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %1, align 4
  %15 = ptrtoint ptr %bus_shift.i.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %bus_shift.i.i, align 4
  %shl5.i.i = shl i32 34, %16
  %add.ptr6.i.i = getelementptr i8, ptr %14, i32 %shl5.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %17 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i, i16 %17) #7, !srcloc !127
  %clk_cache = getelementptr inbounds %struct.tmio_mmc_host, ptr %1, i32 0, i32 24
  %18 = ptrtoint ptr %clk_cache to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %clk_cache, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %19)
  %tobool.not = icmp eq i32 %19, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %set_clock = getelementptr inbounds %struct.tmio_mmc_host, ptr %1, i32 0, i32 33
  %20 = ptrtoint ptr %set_clock to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %set_clock, align 4
  tail call void %21(ptr noundef %1, i32 noundef 0) #7
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %clk_disable.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %1, i32 0, i32 34
  %22 = ptrtoint ptr %clk_disable.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %clk_disable.i, align 4
  %tobool.not.i = icmp eq ptr %23, null
  br i1 %tobool.not.i, label %if.end.tmio_mmc_clk_disable.exit_crit_edge, label %if.then.i

if.end.tmio_mmc_clk_disable.exit_crit_edge:       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_clk_disable.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call void %23(ptr noundef %1) #7
  br label %tmio_mmc_clk_disable.exit

tmio_mmc_clk_disable.exit:                        ; preds = %if.then.i, %if.end.tmio_mmc_clk_disable.exit_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @tmio_mmc_host_runtime_resume(ptr nocapture noundef readonly %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i = getelementptr inbounds %struct.device, ptr %dev, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i, align 4
  %clk_enable.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %1, i32 0, i32 32
  %2 = ptrtoint ptr %clk_enable.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %clk_enable.i, align 4
  %tobool.not.i = icmp eq ptr %3, null
  br i1 %tobool.not.i, label %entry.tmio_mmc_clk_enable.exit_crit_edge, label %if.end.i

entry.tmio_mmc_clk_enable.exit_crit_edge:         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_clk_enable.exit

if.end.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %call.i = tail call i32 %3(ptr noundef %1) #7
  br label %tmio_mmc_clk_enable.exit

tmio_mmc_clk_enable.exit:                         ; preds = %if.end.i, %entry.tmio_mmc_clk_enable.exit_crit_edge
  tail call fastcc void @tmio_mmc_reset(ptr noundef %1)
  %clk_cache = getelementptr inbounds %struct.tmio_mmc_host, ptr %1, i32 0, i32 24
  %4 = ptrtoint ptr %clk_cache to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %clk_cache, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %tobool.not = icmp eq i32 %5, 0
  br i1 %tobool.not, label %tmio_mmc_clk_enable.exit.if.end_crit_edge, label %if.then

tmio_mmc_clk_enable.exit.if.end_crit_edge:        ; preds = %tmio_mmc_clk_enable.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %tmio_mmc_clk_enable.exit
  call void @__sanitizer_cov_trace_pc() #9
  %set_clock = getelementptr inbounds %struct.tmio_mmc_host, ptr %1, i32 0, i32 33
  %6 = ptrtoint ptr %set_clock to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %set_clock, align 4
  tail call void %7(ptr noundef %1, i32 noundef %5) #7
  br label %if.end

if.end:                                           ; preds = %if.then, %tmio_mmc_clk_enable.exit.if.end_crit_edge
  %dma_ops.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %1, i32 0, i32 44
  %8 = ptrtoint ptr %dma_ops.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %dma_ops.i, align 4
  %tobool.not.i9 = icmp eq ptr %9, null
  br i1 %tobool.not.i9, label %if.end.tmio_mmc_enable_dma.exit_crit_edge, label %if.then.i

if.end.tmio_mmc_enable_dma.exit_crit_edge:        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_enable_dma.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %enable2.i = getelementptr inbounds %struct.tmio_mmc_dma_ops, ptr %9, i32 0, i32 1
  %10 = ptrtoint ptr %enable2.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %enable2.i, align 4
  tail call void %11(ptr noundef %1, i1 noundef zeroext true) #7
  br label %tmio_mmc_enable_dma.exit

tmio_mmc_enable_dma.exit:                         ; preds = %if.then.i, %if.end.tmio_mmc_enable_dma.exit_crit_edge
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @arm_heavy_mb() local_unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i16 @llvm.bswap.i16(i16) #4

; Function Attrs: null_pointer_is_valid
declare dso_local void @trace_hardirqs_off() local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @__kmap_local_page_prot(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind readonly
declare i32 @llvm.read_register.i32(metadata) #5

; Function Attrs: null_pointer_is_valid
declare dso_local void @trace_hardirqs_on() local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_bogus_irq_restore() local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @kunmap_local_indexed(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @queue_work_on(i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @mmc_detect_change(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @tmio_mmc_cmd_irq(ptr noundef %host, i32 noundef %stat) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %cmd1 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 1
  %0 = ptrtoint ptr %cmd1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %cmd1, align 4
  %lock = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 27
  tail call void @_raw_spin_lock(ptr noundef %lock) #7
  %2 = ptrtoint ptr %cmd1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %cmd1, align 4
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %do.body, label %for.cond.preheader

for.cond.preheader:                               ; preds = %entry
  %bus_shift.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %4 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %host, align 4
  %6 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 12, %7
  %add.ptr.i = getelementptr i8, ptr %5, i32 %shl.i
  %8 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %9 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %host, align 4
  %11 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %bus_shift.i, align 4
  %shl3.i = shl i32 14, %12
  %add.ptr4.i = getelementptr i8, ptr %10, i32 %shl3.i
  %13 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr4.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %14 = zext i16 %13 to i32
  %15 = zext i16 %8 to i32
  %16 = shl nuw i32 %15, 16
  %17 = or i32 %16, %14
  %18 = tail call i32 @llvm.bswap.i32(i32 %17) #7
  %arrayidx = getelementptr %struct.mmc_command, ptr %1, i32 0, i32 2, i32 3
  %19 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %18, ptr %arrayidx, align 4
  %20 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %host, align 4
  %22 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %bus_shift.i, align 4
  %shl.i.1 = shl i32 16, %23
  %add.ptr.i.1 = getelementptr i8, ptr %21, i32 %shl.i.1
  %24 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i.1) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %25 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %host, align 4
  %27 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %bus_shift.i, align 4
  %shl3.i.1 = shl i32 18, %28
  %add.ptr4.i.1 = getelementptr i8, ptr %26, i32 %shl3.i.1
  %29 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr4.i.1) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %30 = zext i16 %29 to i32
  %31 = zext i16 %24 to i32
  %32 = shl nuw i32 %31, 16
  %33 = or i32 %32, %30
  %34 = tail call i32 @llvm.bswap.i32(i32 %33) #7
  %arrayidx.1 = getelementptr %struct.mmc_command, ptr %1, i32 0, i32 2, i32 2
  %35 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %34, ptr %arrayidx.1, align 4
  %36 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %host, align 4
  %38 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %bus_shift.i, align 4
  %shl.i.2 = shl i32 20, %39
  %add.ptr.i.2 = getelementptr i8, ptr %37, i32 %shl.i.2
  %40 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i.2) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %41 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %host, align 4
  %43 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %bus_shift.i, align 4
  %shl3.i.2 = shl i32 22, %44
  %add.ptr4.i.2 = getelementptr i8, ptr %42, i32 %shl3.i.2
  %45 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr4.i.2) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %46 = zext i16 %45 to i32
  %47 = zext i16 %40 to i32
  %48 = shl nuw i32 %47, 16
  %49 = or i32 %48, %46
  %50 = tail call i32 @llvm.bswap.i32(i32 %49) #7
  %arrayidx.2 = getelementptr %struct.mmc_command, ptr %1, i32 0, i32 2, i32 1
  %51 = ptrtoint ptr %arrayidx.2 to i32
  call void @__asan_store4_noabort(i32 %51)
  store i32 %50, ptr %arrayidx.2, align 4
  %52 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %host, align 4
  %54 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %bus_shift.i, align 4
  %shl.i.3 = shl i32 24, %55
  %add.ptr.i.3 = getelementptr i8, ptr %53, i32 %shl.i.3
  %56 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i.3) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %57 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %host, align 4
  %59 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %bus_shift.i, align 4
  %shl3.i.3 = shl i32 26, %60
  %add.ptr4.i.3 = getelementptr i8, ptr %58, i32 %shl3.i.3
  %61 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr4.i.3) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %62 = zext i16 %61 to i32
  %63 = zext i16 %56 to i32
  %64 = shl nuw i32 %63, 16
  %65 = or i32 %64, %62
  %66 = tail call i32 @llvm.bswap.i32(i32 %65) #7
  %arrayidx.3 = getelementptr %struct.mmc_command, ptr %1, i32 0, i32 2, i32 0
  %67 = ptrtoint ptr %arrayidx.3 to i32
  call void @__asan_store4_noabort(i32 %67)
  store i32 %66, ptr %arrayidx.3, align 4
  %flags = getelementptr inbounds %struct.mmc_command, ptr %1, i32 0, i32 3
  %68 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %flags, align 4
  %and = and i32 %69, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool9.not = icmp eq i32 %and, 0
  br i1 %tobool9.not, label %if.else, label %if.then10

do.body:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_cmd_irq.__UNIQUE_ID_ddebug324, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_cmd_irq, %if.then6)) #7
          to label %out [label %if.then6], !srcloc !128

if.then6:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @tmio_mmc_cmd_irq.__UNIQUE_ID_ddebug324, ptr noundef nonnull @.str.24) #7
  br label %out

if.then10:                                        ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #9
  %70 = ptrtoint ptr %arrayidx.3 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %arrayidx.3, align 4
  %72 = ptrtoint ptr %arrayidx.2 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx.2, align 4
  %or = tail call i32 @llvm.fshl.i32(i32 %71, i32 %73, i32 8)
  %74 = ptrtoint ptr %arrayidx.3 to i32
  call void @__asan_store4_noabort(i32 %74)
  store i32 %or, ptr %arrayidx.3, align 4
  %75 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %arrayidx.1, align 4
  %or23 = tail call i32 @llvm.fshl.i32(i32 %73, i32 %76, i32 8)
  %77 = ptrtoint ptr %arrayidx.2 to i32
  call void @__asan_store4_noabort(i32 %77)
  store i32 %or23, ptr %arrayidx.2, align 4
  %78 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %arrayidx, align 4
  %or32 = tail call i32 @llvm.fshl.i32(i32 %76, i32 %79, i32 8)
  %80 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_store4_noabort(i32 %80)
  store i32 %or32, ptr %arrayidx.1, align 4
  %shl37 = shl i32 %79, 8
  %81 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %81)
  store i32 %shl37, ptr %arrayidx, align 4
  br label %if.end47

if.else:                                          ; preds = %for.cond.preheader
  %and39 = and i32 %69, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and39)
  %tobool40.not = icmp eq i32 %and39, 0
  br i1 %tobool40.not, label %if.else.if.end47_crit_edge, label %if.then41

if.else.if.end47_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end47

if.then41:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  %82 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %arrayidx, align 4
  %84 = ptrtoint ptr %arrayidx.3 to i32
  call void @__asan_store4_noabort(i32 %84)
  store i32 %83, ptr %arrayidx.3, align 4
  br label %if.end47

if.end47:                                         ; preds = %if.then41, %if.else.if.end47_crit_edge, %if.then10
  %and48 = and i32 %stat, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and48)
  %tobool49.not = icmp eq i32 %and48, 0
  br i1 %tobool49.not, label %if.else51, label %if.end47.if.end65.sink.split_crit_edge

if.end47.if.end65.sink.split_crit_edge:           ; preds = %if.end47
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end65.sink.split

if.else51:                                        ; preds = %if.end47
  %and52 = and i32 %stat, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and52)
  %tobool53.not = icmp eq i32 %and52, 0
  br i1 %tobool53.not, label %lor.lhs.false, label %land.lhs.true

land.lhs.true:                                    ; preds = %if.else51
  %85 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %flags, align 4
  %and55 = and i32 %86, 4
  %and57 = and i32 %stat, 262144
  %87 = or i32 %and55, %and57
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %87)
  %88 = icmp eq i32 %87, 0
  br i1 %88, label %land.lhs.true.lor.lhs.false59_crit_edge, label %land.lhs.true.if.end65.sink.split_crit_edge

land.lhs.true.if.end65.sink.split_crit_edge:      ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end65.sink.split

land.lhs.true.lor.lhs.false59_crit_edge:          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %lor.lhs.false59

lor.lhs.false:                                    ; preds = %if.else51
  %and57.old = and i32 %stat, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and57.old)
  %tobool58.not.old = icmp eq i32 %and57.old, 0
  br i1 %tobool58.not.old, label %lor.lhs.false.lor.lhs.false59_crit_edge, label %lor.lhs.false.if.end65.sink.split_crit_edge

lor.lhs.false.if.end65.sink.split_crit_edge:      ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end65.sink.split

lor.lhs.false.lor.lhs.false59_crit_edge:          ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %lor.lhs.false59

lor.lhs.false59:                                  ; preds = %lor.lhs.false.lor.lhs.false59_crit_edge, %land.lhs.true.lor.lhs.false59_crit_edge
  %and60 = and i32 %stat, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and60)
  %tobool61.not = icmp eq i32 %and60, 0
  br i1 %tobool61.not, label %lor.lhs.false59.if.end65_crit_edge, label %lor.lhs.false59.if.end65.sink.split_crit_edge

lor.lhs.false59.if.end65.sink.split_crit_edge:    ; preds = %lor.lhs.false59
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end65.sink.split

lor.lhs.false59.if.end65_crit_edge:               ; preds = %lor.lhs.false59
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end65

if.end65.sink.split:                              ; preds = %lor.lhs.false59.if.end65.sink.split_crit_edge, %lor.lhs.false.if.end65.sink.split_crit_edge, %land.lhs.true.if.end65.sink.split_crit_edge, %if.end47.if.end65.sink.split_crit_edge
  %.sink = phi i32 [ -110, %if.end47.if.end65.sink.split_crit_edge ], [ -84, %lor.lhs.false59.if.end65.sink.split_crit_edge ], [ -84, %lor.lhs.false.if.end65.sink.split_crit_edge ], [ -84, %land.lhs.true.if.end65.sink.split_crit_edge ]
  %error63 = getelementptr inbounds %struct.mmc_command, ptr %1, i32 0, i32 5
  %89 = ptrtoint ptr %error63 to i32
  call void @__asan_store4_noabort(i32 %89)
  store i32 %.sink, ptr %error63, align 4
  br label %if.end65

if.end65:                                         ; preds = %if.end65.sink.split, %lor.lhs.false59.if.end65_crit_edge
  %data = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 3
  %90 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %data, align 4
  %tobool66.not = icmp eq ptr %91, null
  br i1 %tobool66.not, label %if.end65.if.else91_crit_edge, label %land.lhs.true67

if.end65.if.else91_crit_edge:                     ; preds = %if.end65
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else91

land.lhs.true67:                                  ; preds = %if.end65
  %error68 = getelementptr inbounds %struct.mmc_command, ptr %1, i32 0, i32 5
  %92 = ptrtoint ptr %error68 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %error68, align 4
  %94 = zext i32 %93 to i64
  call void @__sanitizer_cov_trace_switch(i64 %94, ptr @__sancov_gen_cov_switch_values.45)
  switch i32 %93, label %land.lhs.true67.if.else91_crit_edge [
    i32 0, label %land.lhs.true67.if.then73_crit_edge
    i32 -84, label %land.lhs.true67.if.then73_crit_edge178
  ]

land.lhs.true67.if.then73_crit_edge178:           ; preds = %land.lhs.true67
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then73

land.lhs.true67.if.then73_crit_edge:              ; preds = %land.lhs.true67
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then73

land.lhs.true67.if.else91_crit_edge:              ; preds = %land.lhs.true67
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else91

if.then73:                                        ; preds = %land.lhs.true67.if.then73_crit_edge, %land.lhs.true67.if.then73_crit_edge178
  %flags75 = getelementptr inbounds %struct.mmc_data, ptr %91, i32 0, i32 6
  %95 = ptrtoint ptr %flags75 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %flags75, align 4
  %and76 = and i32 %96, 512
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and76)
  %tobool77.not = icmp eq i32 %and76, 0
  %dma_on84 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 14
  %97 = ptrtoint ptr %dma_on84 to i32
  call void @__asan_load1_noabort(i32 %97)
  %98 = load i8, ptr %dma_on84, align 4, !range !129
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %98)
  %tobool85.not = icmp eq i8 %98, 0
  %sdcard_irq_mask.i146 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 22
  %99 = ptrtoint ptr %sdcard_irq_mask.i146 to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %sdcard_irq_mask.i146, align 4
  br i1 %tobool77.not, label %if.else83, label %if.then78

if.then78:                                        ; preds = %if.then73
  br i1 %tobool85.not, label %if.then80, label %if.else81

if.then80:                                        ; preds = %if.then78
  call void @__sanitizer_cov_trace_pc() #9
  %and1.i = and i32 %100, -16777221
  %101 = ptrtoint ptr %sdcard_irq_mask.i146 to i32
  call void @__asan_store4_noabort(i32 %101)
  store i32 %and1.i, ptr %sdcard_irq_mask.i146, align 4
  %sdcard_irq_setbit_mask.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 25
  %102 = ptrtoint ptr %sdcard_irq_setbit_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %sdcard_irq_setbit_mask.i.i, align 4
  %or.i.i = or i32 %103, %and1.i
  %conv.i.i = trunc i32 %or.i.i to i16
  %104 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %host, align 4
  %106 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i = shl i32 32, %107
  %add.ptr.i.i = getelementptr i8, ptr %105, i32 %shl.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %108 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i, i16 %108) #7, !srcloc !127
  %shr.i.i = lshr i32 %or.i.i, 16
  %conv2.i.i = trunc i32 %shr.i.i to i16
  %109 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %host, align 4
  %111 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %bus_shift.i, align 4
  %shl5.i.i = shl i32 34, %112
  %add.ptr6.i.i = getelementptr i8, ptr %110, i32 %shl5.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %113 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i, i16 %113) #7, !srcloc !127
  br label %out

if.else81:                                        ; preds = %if.then78
  %or.i = or i32 %100, 16777220
  %114 = ptrtoint ptr %sdcard_irq_mask.i146 to i32
  call void @__asan_store4_noabort(i32 %114)
  store i32 %or.i, ptr %sdcard_irq_mask.i146, align 4
  %sdcard_irq_setbit_mask.i.i136 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 25
  %115 = ptrtoint ptr %sdcard_irq_setbit_mask.i.i136 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %sdcard_irq_setbit_mask.i.i136, align 4
  %or.i.i137 = or i32 %116, %or.i
  %conv.i.i138 = trunc i32 %or.i.i137 to i16
  %117 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %host, align 4
  %119 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i140 = shl i32 32, %120
  %add.ptr.i.i141 = getelementptr i8, ptr %118, i32 %shl.i.i140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %121 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i138) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i141, i16 %121) #7, !srcloc !127
  %shr.i.i142 = lshr i32 %or.i.i137, 16
  %conv2.i.i143 = trunc i32 %shr.i.i142 to i16
  %122 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %host, align 4
  %124 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %bus_shift.i, align 4
  %shl5.i.i144 = shl i32 34, %125
  %add.ptr6.i.i145 = getelementptr i8, ptr %123, i32 %shl5.i.i144
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %126 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i143) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i145, i16 %126) #7, !srcloc !127
  %state.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 17, i32 1
  %call.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i, label %if.else81.out_crit_edge

if.else81.out_crit_edge:                          ; preds = %if.else81
  call void @__sanitizer_cov_trace_pc() #9
  br label %out

if.then.i:                                        ; preds = %if.else81
  call void @__sanitizer_cov_trace_pc() #9
  %dma_issue = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 17
  tail call void @__tasklet_schedule(ptr noundef %dma_issue) #7
  br label %out

if.else83:                                        ; preds = %if.then73
  br i1 %tobool85.not, label %if.then86, label %if.else87

if.then86:                                        ; preds = %if.else83
  call void @__sanitizer_cov_trace_pc() #9
  %and1.i147 = and i32 %100, -33554437
  %127 = ptrtoint ptr %sdcard_irq_mask.i146 to i32
  call void @__asan_store4_noabort(i32 %127)
  store i32 %and1.i147, ptr %sdcard_irq_mask.i146, align 4
  %sdcard_irq_setbit_mask.i.i148 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 25
  %128 = ptrtoint ptr %sdcard_irq_setbit_mask.i.i148 to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %sdcard_irq_setbit_mask.i.i148, align 4
  %or.i.i149 = or i32 %129, %and1.i147
  %conv.i.i150 = trunc i32 %or.i.i149 to i16
  %130 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %host, align 4
  %132 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i152 = shl i32 32, %133
  %add.ptr.i.i153 = getelementptr i8, ptr %131, i32 %shl.i.i152
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %134 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i150) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i153, i16 %134) #7, !srcloc !127
  %shr.i.i154 = lshr i32 %or.i.i149, 16
  %conv2.i.i155 = trunc i32 %shr.i.i154 to i16
  %135 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load ptr, ptr %host, align 4
  %137 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %bus_shift.i, align 4
  %shl5.i.i156 = shl i32 34, %138
  %add.ptr6.i.i157 = getelementptr i8, ptr %136, i32 %shl5.i.i156
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %139 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i155) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i157, i16 %139) #7, !srcloc !127
  br label %out

if.else87:                                        ; preds = %if.else83
  %or.i159 = or i32 %100, 33554436
  %140 = ptrtoint ptr %sdcard_irq_mask.i146 to i32
  call void @__asan_store4_noabort(i32 %140)
  store i32 %or.i159, ptr %sdcard_irq_mask.i146, align 4
  %sdcard_irq_setbit_mask.i.i160 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 25
  %141 = ptrtoint ptr %sdcard_irq_setbit_mask.i.i160 to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load i32, ptr %sdcard_irq_setbit_mask.i.i160, align 4
  %or.i.i161 = or i32 %142, %or.i159
  %conv.i.i162 = trunc i32 %or.i.i161 to i16
  %143 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load ptr, ptr %host, align 4
  %145 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load i32, ptr %bus_shift.i, align 4
  %shl.i.i164 = shl i32 32, %146
  %add.ptr.i.i165 = getelementptr i8, ptr %144, i32 %shl.i.i164
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %147 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i162) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i165, i16 %147) #7, !srcloc !127
  %shr.i.i166 = lshr i32 %or.i.i161, 16
  %conv2.i.i167 = trunc i32 %shr.i.i166 to i16
  %148 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %host, align 4
  %150 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load i32, ptr %bus_shift.i, align 4
  %shl5.i.i168 = shl i32 34, %151
  %add.ptr6.i.i169 = getelementptr i8, ptr %149, i32 %shl5.i.i168
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %152 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i167) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i169, i16 %152) #7, !srcloc !127
  %state.i170 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 17, i32 1
  %call.i171 = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i170) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i171)
  %tobool.not.i172 = icmp eq i32 %call.i171, 0
  br i1 %tobool.not.i172, label %if.then.i173, label %if.else87.out_crit_edge

if.else87.out_crit_edge:                          ; preds = %if.else87
  call void @__sanitizer_cov_trace_pc() #9
  br label %out

if.then.i173:                                     ; preds = %if.else87
  call void @__sanitizer_cov_trace_pc() #9
  %dma_issue88 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 17
  tail call void @__tasklet_schedule(ptr noundef %dma_issue88) #7
  br label %out

if.else91:                                        ; preds = %land.lhs.true67.if.else91_crit_edge, %if.end65.if.else91_crit_edge
  %done = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 21
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @system_wq to i32))
  %153 = load ptr, ptr @system_wq, align 4
  %call.i.i = tail call zeroext i1 @queue_work_on(i32 noundef 4, ptr noundef %153, ptr noundef %done) #7
  br label %out

out:                                              ; preds = %if.else91, %if.then.i173, %if.else87.out_crit_edge, %if.then86, %if.then.i, %if.else81.out_crit_edge, %if.then80, %if.then6, %do.body
  tail call void @_raw_spin_unlock(ptr noundef %lock) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @tmio_mmc_pio_irq(ptr noundef %host) unnamed_addr #0 align 64 {
entry:
  %data3.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %data1 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 3
  %0 = ptrtoint ptr %data1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %data1, align 4
  %dma_on = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 14
  %2 = ptrtoint ptr %dma_on to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %dma_on, align 4, !range !129
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.else, label %do.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.25) #10
  br label %cleanup

if.else:                                          ; preds = %entry
  %tobool2.not = icmp eq ptr %1, null
  br i1 %tobool2.not, label %do.body4, label %if.end14

do.body4:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_pio_irq.__UNIQUE_ID_ddebug319, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_pio_irq, %if.then10)) #7
          to label %cleanup [label %if.then10], !srcloc !128

if.then10:                                        ; preds = %do.body4
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @tmio_mmc_pio_irq.__UNIQUE_ID_ddebug319, ptr noundef nonnull @.str.27) #7
  br label %cleanup

if.end14:                                         ; preds = %if.else
  %sg_ptr = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 7
  %4 = ptrtoint ptr %sg_ptr to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %sg_ptr, align 4
  %6 = tail call i32 asm sideeffect "\09mrs\09$0, cpsr\09@ arch_local_irq_save\0A\09cpsid\09i", "=r,~{memory},~{cc}"() #7, !srcloc !130
  %and.i.i = and i32 %6, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool.not.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool.not.i, label %if.then.i, label %if.end14.do.end10.i_crit_edge

if.end14.do.end10.i_crit_edge:                    ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end10.i

if.then.i:                                        ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @trace_hardirqs_off() #7
  br label %do.end10.i

do.end10.i:                                       ; preds = %if.then.i, %if.end14.do.end10.i_crit_edge
  %7 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %5, align 4
  %and.i.i.i = and i32 %8, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %tobool.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %tobool.i.not.i.i, label %tmio_mmc_kmap_atomic.exit, label %do.body2.i.i, !prof !131

do.body2.i.i:                                     ; preds = %do.end10.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22include/linux/scatterlist.h\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 144, 0\0A.popsection", ""() #7, !srcloc !132
  unreachable

tmio_mmc_kmap_atomic.exit:                        ; preds = %do.end10.i
  %and.i15.i = and i32 %8, -4
  %9 = inttoptr i32 %and.i15.i to ptr
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @pgprot_kernel to i32))
  %10 = load i32, ptr @pgprot_kernel, align 4
  %or.i.i = or i32 %10, 512
  %11 = tail call i32 @llvm.read_register.i32(metadata !116) #7
  %and.i.i.i.i.i.i = and i32 %11, -16384
  %12 = inttoptr i32 %and.i.i.i.i.i.i to ptr
  %preempt_count.i.i.i.i.i = getelementptr inbounds %struct.thread_info, ptr %12, i32 0, i32 1
  %13 = ptrtoint ptr %preempt_count.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load volatile i32, ptr %preempt_count.i.i.i.i.i, align 4
  %add.i.i.i.i = add i32 %14, 1
  store volatile i32 %add.i.i.i.i, ptr %preempt_count.i.i.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #7, !srcloc !133
  %15 = tail call i32 @llvm.read_register.i32(metadata !116) #7
  %and.i.i.i1.i.i.i = and i32 %15, -16384
  %16 = inttoptr i32 %and.i.i.i1.i.i.i to ptr
  %task.i.i.i.i.i = getelementptr inbounds %struct.thread_info, ptr %16, i32 0, i32 2
  %17 = ptrtoint ptr %task.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %task.i.i.i.i.i, align 8
  %pagefault_disabled.i.i.i.i.i = getelementptr inbounds %struct.task_struct, ptr %18, i32 0, i32 213
  %19 = ptrtoint ptr %pagefault_disabled.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %pagefault_disabled.i.i.i.i.i, align 8
  %inc.i.i.i.i.i = add i32 %20, 1
  store i32 %inc.i.i.i.i.i, ptr %pagefault_disabled.i.i.i.i.i, align 8
  tail call void asm sideeffect "", "~{memory}"() #7, !srcloc !134
  %call.i.i.i = tail call ptr @__kmap_local_page_prot(ptr noundef %9, i32 noundef %or.i.i) #7
  %offset.i = getelementptr inbounds %struct.scatterlist, ptr %5, i32 0, i32 1
  %21 = ptrtoint ptr %offset.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %offset.i, align 4
  %add.ptr.i = getelementptr i8, ptr %call.i.i.i, i32 %22
  %sg_off = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 10
  %23 = ptrtoint ptr %sg_off to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %sg_off, align 4
  %add.ptr = getelementptr i8, ptr %add.ptr.i, i32 %24
  %25 = ptrtoint ptr %sg_ptr to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %sg_ptr, align 4
  %length = getelementptr inbounds %struct.scatterlist, ptr %26, i32 0, i32 2
  %27 = ptrtoint ptr %length to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %length, align 4
  %sub = sub i32 %28, %24
  %blksz = getelementptr inbounds %struct.mmc_data, ptr %1, i32 0, i32 2
  %29 = ptrtoint ptr %blksz to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %blksz, align 4
  %31 = tail call i32 @llvm.umin.i32(i32 %sub, i32 %30)
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_pio_irq.__UNIQUE_ID_ddebug320, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_pio_irq, %if.then33)) #7
          to label %do.end38 [label %if.then33], !srcloc !128

if.then33:                                        ; preds = %tmio_mmc_kmap_atomic.exit
  call void @__sanitizer_cov_trace_pc() #9
  %32 = ptrtoint ptr %sg_off to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %sg_off, align 4
  %flags35 = getelementptr inbounds %struct.mmc_data, ptr %1, i32 0, i32 6
  %34 = ptrtoint ptr %flags35 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %flags35, align 4
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @tmio_mmc_pio_irq.__UNIQUE_ID_ddebug320, ptr noundef nonnull @.str.28, i32 noundef %31, i32 noundef %33, i32 noundef %35) #7
  br label %do.end38

do.end38:                                         ; preds = %if.then33, %tmio_mmc_kmap_atomic.exit
  %36 = ptrtoint ptr %data1 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %data1, align 4
  %flags.i = getelementptr inbounds %struct.mmc_data, ptr %37, i32 0, i32 6
  %38 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %39, 512
  %pdata.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 13
  %40 = ptrtoint ptr %pdata.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %pdata.i, align 4
  %flags1.i = getelementptr inbounds %struct.tmio_mmc_data, ptr %41, i32 0, i32 5
  %42 = ptrtoint ptr %flags1.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %flags1.i, align 4
  %and2.i = and i32 %43, 512
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2.i)
  %tobool.not.i75 = icmp eq i32 %and2.i, 0
  br i1 %tobool.not.i75, label %if.end17.i, label %if.then.i76

if.then.i76:                                      ; preds = %do.end38
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %data3.i) #7
  %44 = ptrtoint ptr %data3.i to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 0, ptr %data3.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool4.not.i = icmp eq i32 %and.i, 0
  %shr6.i = lshr i32 %31, 2
  %45 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %host, align 4
  %bus_shift.i69.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %47 = ptrtoint ptr %bus_shift.i69.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %bus_shift.i69.i, align 4
  %shl.i70.i = shl i32 48, %48
  %add.ptr.i71.i = getelementptr i8, ptr %46, i32 %shl.i70.i
  br i1 %tobool4.not.i, label %if.end.i, label %if.end.thread.i

if.end.i:                                         ; preds = %if.then.i76
  tail call void @__raw_writesl(ptr noundef %add.ptr.i71.i, ptr noundef %add.ptr, i32 noundef %shr6.i) #7
  %and7.i = and i32 %31, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7.i)
  %tobool8.not.i = icmp eq i32 %and7.i, 0
  br i1 %tobool8.not.i, label %if.end.i.cleanup.i_crit_edge, label %if.else14.i

if.end.i.cleanup.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup.i

if.end.thread.i:                                  ; preds = %if.then.i76
  tail call void @__raw_readsl(ptr noundef %add.ptr.i71.i, ptr noundef %add.ptr, i32 noundef %shr6.i) #7
  %and790.i = and i32 %31, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and790.i)
  %tobool8.not91.i = icmp eq i32 %and790.i, 0
  br i1 %tobool8.not91.i, label %if.end.thread.i.cleanup.i_crit_edge, label %if.then13.i

if.end.thread.i.cleanup.i_crit_edge:              ; preds = %if.end.thread.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup.i

if.then13.i:                                      ; preds = %if.end.thread.i
  call void @__sanitizer_cov_trace_pc() #9
  %add.ptr95.i = getelementptr i32, ptr %add.ptr, i32 %shr6.i
  %49 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %host, align 4
  %51 = ptrtoint ptr %bus_shift.i69.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %bus_shift.i69.i, align 4
  %shl.i73.i = shl i32 48, %52
  %add.ptr.i74.i = getelementptr i8, ptr %50, i32 %shl.i73.i
  call void @__raw_readsl(ptr noundef %add.ptr.i74.i, ptr noundef nonnull %data3.i, i32 noundef 1) #7
  %53 = call ptr @memcpy(ptr %add.ptr95.i, ptr %data3.i, i32 %and790.i)
  br label %cleanup.i

if.else14.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  %add.ptr.i77 = getelementptr i32, ptr %add.ptr, i32 %shr6.i
  %54 = call ptr @memcpy(ptr %data3.i, ptr %add.ptr.i77, i32 %and7.i)
  %55 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %host, align 4
  %57 = ptrtoint ptr %bus_shift.i69.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %bus_shift.i69.i, align 4
  %shl.i76.i = shl i32 48, %58
  %add.ptr.i77.i = getelementptr i8, ptr %56, i32 %shl.i76.i
  call void @__raw_writesl(ptr noundef %add.ptr.i77.i, ptr noundef nonnull %data3.i, i32 noundef 1) #7
  br label %cleanup.i

cleanup.i:                                        ; preds = %if.else14.i, %if.then13.i, %if.end.thread.i.cleanup.i_crit_edge, %if.end.i.cleanup.i_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %data3.i) #7
  br label %tmio_mmc_transfer_data.exit

if.end17.i:                                       ; preds = %do.end38
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool18.not.i = icmp eq i32 %and.i, 0
  %shr22.i = lshr i32 %31, 1
  %59 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %host, align 4
  %bus_shift.i81.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %61 = ptrtoint ptr %bus_shift.i81.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %bus_shift.i81.i, align 4
  %shl.i82.i = shl i32 48, %62
  %add.ptr.i83.i = getelementptr i8, ptr %60, i32 %shl.i82.i
  br i1 %tobool18.not.i, label %if.end23.i, label %if.end23.thread.i

if.end23.i:                                       ; preds = %if.end17.i
  tail call void @__raw_writesw(ptr noundef %add.ptr.i83.i, ptr noundef %add.ptr, i32 noundef %shr22.i) #7
  %and24.i = and i32 %31, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and24.i)
  %tobool25.not.i = icmp eq i32 %and24.i, 0
  br i1 %tobool25.not.i, label %if.end23.i.tmio_mmc_transfer_data.exit_crit_edge, label %if.else34.i

if.end23.i.tmio_mmc_transfer_data.exit_crit_edge: ; preds = %if.end23.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_transfer_data.exit

if.end23.thread.i:                                ; preds = %if.end17.i
  tail call void @__raw_readsw(ptr noundef %add.ptr.i83.i, ptr noundef %add.ptr, i32 noundef %shr22.i) #7
  %and2498.i = and i32 %31, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2498.i)
  %tobool25.not99.i = icmp eq i32 %and2498.i, 0
  br i1 %tobool25.not99.i, label %if.end23.thread.i.tmio_mmc_transfer_data.exit_crit_edge, label %if.then31.i

if.end23.thread.i.tmio_mmc_transfer_data.exit_crit_edge: ; preds = %if.end23.thread.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_transfer_data.exit

if.then31.i:                                      ; preds = %if.end23.thread.i
  call void @__sanitizer_cov_trace_pc() #9
  %add.ptr29101.i = getelementptr i16, ptr %add.ptr, i32 %shr22.i
  %63 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %host, align 4
  %65 = ptrtoint ptr %bus_shift.i81.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %bus_shift.i81.i, align 4
  %shl.i85.i = shl i32 48, %66
  %add.ptr.i86.i = getelementptr i8, ptr %64, i32 %shl.i85.i
  %67 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i86.i) #7, !srcloc !140
  %68 = lshr i16 %67, 8
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %conv33.i = trunc i16 %68 to i8
  %69 = ptrtoint ptr %add.ptr29101.i to i32
  call void @__asan_store1_noabort(i32 %69)
  store i8 %conv33.i, ptr %add.ptr29101.i, align 1
  br label %tmio_mmc_transfer_data.exit

if.else34.i:                                      ; preds = %if.end23.i
  %add.ptr29.i = getelementptr i16, ptr %add.ptr, i32 %shr22.i
  %70 = ptrtoint ptr %add.ptr29.i to i32
  call void @__asan_load1_noabort(i32 %70)
  %71 = load i8, ptr %add.ptr29.i, align 1
  %conv35.i = zext i8 %71 to i16
  %write16_hook.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 36
  %72 = ptrtoint ptr %write16_hook.i.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %write16_hook.i.i, align 4
  %tobool.not.i.i = icmp eq ptr %73, null
  br i1 %tobool.not.i.i, label %if.else34.i.if.end.i.i_crit_edge, label %land.lhs.true.i.i

if.else34.i.if.end.i.i_crit_edge:                 ; preds = %if.else34.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i.i

land.lhs.true.i.i:                                ; preds = %if.else34.i
  %call.i.i = tail call i32 %73(ptr noundef %host, i32 noundef 48) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool2.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.if.end.i.i_crit_edge, label %land.lhs.true.i.i.tmio_mmc_transfer_data.exit_crit_edge

land.lhs.true.i.i.tmio_mmc_transfer_data.exit_crit_edge: ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_transfer_data.exit

land.lhs.true.i.i.if.end.i.i_crit_edge:           ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i.i

if.end.i.i:                                       ; preds = %land.lhs.true.i.i.if.end.i.i_crit_edge, %if.else34.i.if.end.i.i_crit_edge
  %74 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %host, align 4
  %76 = ptrtoint ptr %bus_shift.i81.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %bus_shift.i81.i, align 4
  %shl.i88.i = shl i32 48, %77
  %add.ptr.i89.i = getelementptr i8, ptr %75, i32 %shl.i88.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %78 = shl nuw i16 %conv35.i, 8
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i89.i, i16 %78) #7, !srcloc !127
  br label %tmio_mmc_transfer_data.exit

tmio_mmc_transfer_data.exit:                      ; preds = %if.end.i.i, %land.lhs.true.i.i.tmio_mmc_transfer_data.exit_crit_edge, %if.then31.i, %if.end23.thread.i.tmio_mmc_transfer_data.exit_crit_edge, %if.end23.i.tmio_mmc_transfer_data.exit_crit_edge, %cleanup.i
  %79 = ptrtoint ptr %sg_off to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %sg_off, align 4
  %add = add i32 %80, %31
  store i32 %add, ptr %sg_off, align 4
  %81 = ptrtoint ptr %sg_ptr to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %sg_ptr, align 4
  %offset.i78 = getelementptr inbounds %struct.scatterlist, ptr %82, i32 0, i32 1
  %83 = ptrtoint ptr %offset.i78 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %offset.i78, align 4
  %idx.neg.i = sub i32 0, %84
  %add.ptr.i79 = getelementptr i8, ptr %add.ptr.i, i32 %idx.neg.i
  call void @kunmap_local_indexed(ptr noundef %add.ptr.i79) #7
  call void asm sideeffect "", "~{memory}"() #7, !srcloc !135
  %85 = call i32 @llvm.read_register.i32(metadata !116) #7
  %and.i.i.i1.i.i = and i32 %85, -16384
  %86 = inttoptr i32 %and.i.i.i1.i.i to ptr
  %task.i.i.i.i = getelementptr inbounds %struct.thread_info, ptr %86, i32 0, i32 2
  %87 = ptrtoint ptr %task.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %task.i.i.i.i, align 8
  %pagefault_disabled.i.i.i.i = getelementptr inbounds %struct.task_struct, ptr %88, i32 0, i32 213
  %89 = ptrtoint ptr %pagefault_disabled.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %pagefault_disabled.i.i.i.i, align 8
  %dec.i.i.i.i = add i32 %90, -1
  store i32 %dec.i.i.i.i, ptr %pagefault_disabled.i.i.i.i, align 8
  call void asm sideeffect "", "~{memory}"() #7, !srcloc !136
  %91 = call i32 @llvm.read_register.i32(metadata !116) #7
  %and.i.i.i.i.i = and i32 %91, -16384
  %92 = inttoptr i32 %and.i.i.i.i.i to ptr
  %preempt_count.i.i.i.i = getelementptr inbounds %struct.thread_info, ptr %92, i32 0, i32 1
  %93 = ptrtoint ptr %preempt_count.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load volatile i32, ptr %preempt_count.i.i.i.i, align 4
  %sub.i.i.i = add i32 %94, -1
  store volatile i32 %sub.i.i.i, ptr %preempt_count.i.i.i.i, align 4
  br i1 %tobool.not.i, label %if.then.i82, label %tmio_mmc_transfer_data.exit.do.body5.i_crit_edge

tmio_mmc_transfer_data.exit.do.body5.i_crit_edge: ; preds = %tmio_mmc_transfer_data.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.body5.i

if.then.i82:                                      ; preds = %tmio_mmc_transfer_data.exit
  call void @__sanitizer_cov_trace_pc() #9
  call void @trace_hardirqs_on() #7
  br label %do.body5.i

do.body5.i:                                       ; preds = %if.then.i82, %tmio_mmc_transfer_data.exit.do.body5.i_crit_edge
  %95 = call i32 asm sideeffect "\09mrs\09$0, cpsr\09@ local_save_flags", "=r,~{memory},~{cc}"() #7, !srcloc !137
  %and.i.i.i83 = and i32 %95, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i83)
  %tobool13.not.i = icmp eq i32 %and.i.i.i83, 0
  br i1 %tobool13.not.i, label %if.then17.i, label %do.body5.i.tmio_mmc_kunmap_atomic.exit_crit_edge, !prof !138

do.body5.i.tmio_mmc_kunmap_atomic.exit_crit_edge: ; preds = %do.body5.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_kunmap_atomic.exit

if.then17.i:                                      ; preds = %do.body5.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @warn_bogus_irq_restore() #7
  br label %tmio_mmc_kunmap_atomic.exit

tmio_mmc_kunmap_atomic.exit:                      ; preds = %if.then17.i, %do.body5.i.tmio_mmc_kunmap_atomic.exit_crit_edge
  call void asm sideeffect "\09msr\09cpsr_c, $0\09@ local_irq_restore", "r,~{memory},~{cc}"(i32 %6) #7, !srcloc !139
  %96 = ptrtoint ptr %sg_off to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %sg_off, align 4
  %98 = ptrtoint ptr %sg_ptr to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %sg_ptr, align 4
  %length43 = getelementptr inbounds %struct.scatterlist, ptr %99, i32 0, i32 2
  %100 = ptrtoint ptr %length43 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %length43, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %97, i32 %101)
  %cmp44 = icmp eq i32 %97, %101
  br i1 %cmp44, label %if.then45, label %tmio_mmc_kunmap_atomic.exit.cleanup_crit_edge

tmio_mmc_kunmap_atomic.exit.cleanup_crit_edge:    ; preds = %tmio_mmc_kunmap_atomic.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.then45:                                        ; preds = %tmio_mmc_kunmap_atomic.exit
  call void @__sanitizer_cov_trace_pc() #9
  %call.i = call ptr @sg_next(ptr noundef %99) #7
  %102 = ptrtoint ptr %sg_ptr to i32
  call void @__asan_store4_noabort(i32 %102)
  store ptr %call.i, ptr %sg_ptr, align 4
  %103 = ptrtoint ptr %sg_off to i32
  call void @__asan_store4_noabort(i32 %103)
  store i32 0, ptr %sg_off, align 4
  %sg_len.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 9
  %104 = ptrtoint ptr %sg_len.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %sg_len.i, align 4
  %dec.i = add i32 %105, -1
  store i32 %dec.i, ptr %sg_len.i, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then45, %tmio_mmc_kunmap_atomic.exit.cleanup_crit_edge, %if.then10, %do.body4, %do.end
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_lock(ptr noundef) local_unnamed_addr #3 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @_test_and_set_bit(i32 noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__tasklet_schedule(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock(ptr noundef) local_unnamed_addr #3 section ".spinlock.text"

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_readsl(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_writesl(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_readsw(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_writesw(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @sg_next(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @wake_up_process(ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @tmio_mmc_request(ptr noundef %mmc, ptr noundef %mrq) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %private.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 0, i32 70
  %lock = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 11, i32 1, i32 1
  %call3 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %lock) #7
  %mrq6 = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1
  %0 = ptrtoint ptr %mrq6 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %mrq6, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end21_crit_edge, label %do.body7

entry.if.end21_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end21

do.body7:                                         ; preds = %entry
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_request.__UNIQUE_ID_ddebug326, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_request, %if.then13)) #7
          to label %do.end15 [label %if.then13], !srcloc !128

if.then13:                                        ; preds = %do.body7
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @tmio_mmc_request.__UNIQUE_ID_ddebug326, ptr noundef nonnull @.str.30) #7
  br label %do.end15

do.end15:                                         ; preds = %if.then13, %do.body7
  %2 = ptrtoint ptr %mrq6 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %mrq6, align 4
  %cmp.i = icmp ugt ptr %3, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.then18, label %do.end15.if.end21_crit_edge

do.end15.if.end21_crit_edge:                      ; preds = %do.end15
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end21

if.then18:                                        ; preds = %do.end15
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #7
  %cmd = getelementptr inbounds %struct.mmc_request, ptr %mrq, i32 0, i32 1
  %4 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %cmd, align 4
  %error = getelementptr inbounds %struct.mmc_command, ptr %5, i32 0, i32 5
  %6 = ptrtoint ptr %error to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 -11, ptr %error, align 4
  tail call void @mmc_request_done(ptr noundef %mmc, ptr noundef %mrq) #7
  br label %cleanup

if.end21:                                         ; preds = %do.end15.if.end21_crit_edge, %entry.if.end21_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %7 = load volatile i32, ptr @jiffies, align 128
  %last_req_ts = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 12, i32 3, i32 0, i32 0, i32 3
  %8 = ptrtoint ptr %last_req_ts to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %7, ptr %last_req_ts, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !146
  tail call void @arm_heavy_mb() #7
  %9 = ptrtoint ptr %mrq6 to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr %mrq, ptr %mrq6, align 4
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #7
  tail call fastcc void @tmio_process_mrq(ptr noundef %private.i, ptr noundef %mrq)
  br label %cleanup

cleanup:                                          ; preds = %if.end21, %if.then18
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @tmio_mmc_set_ios(ptr noundef %mmc, ptr nocapture noundef readonly %ios) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %private.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 0, i32 70
  %pdev = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 0, i32 8
  %0 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pdev, align 4
  %dev1 = getelementptr inbounds %struct.platform_device, ptr %1, i32 0, i32 3
  %ios_lock = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 12, i32 3, i32 0, i32 0, i32 4
  tail call void @mutex_lock_nested(ptr noundef %ios_lock, i32 noundef 0) #7
  %lock = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 11, i32 1, i32 1
  %call4 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %lock) #7
  %mrq = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1
  %2 = ptrtoint ptr %mrq to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %mrq, align 4
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %if.end53, label %if.then

if.then:                                          ; preds = %entry
  %cmp.i = icmp ugt ptr %3, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %do.body10, label %do.body26

do.body10:                                        ; preds = %if.then
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_set_ios.__UNIQUE_ID_ddebug328, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_set_ios, %if.then16)) #7
          to label %do.end23 [label %if.then16], !srcloc !128

if.then16:                                        ; preds = %do.body10
  call void @__sanitizer_cov_trace_pc() #9
  %4 = tail call i32 @llvm.read_register.i32(metadata !116) #7
  %and.i = and i32 %4, -16384
  %5 = inttoptr i32 %and.i to ptr
  %task = getelementptr inbounds %struct.thread_info, ptr %5, i32 0, i32 2
  %6 = ptrtoint ptr %task to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %task, align 8
  %comm = getelementptr inbounds %struct.task_struct, ptr %7, i32 0, i32 101
  %pid.i = getelementptr inbounds %struct.task_struct, ptr %7, i32 0, i32 68
  %8 = ptrtoint ptr %pid.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %pid.i, align 8
  %10 = ptrtoint ptr %ios to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %ios, align 4
  %power_mode = getelementptr inbounds %struct.mmc_ios, ptr %ios, i32 0, i32 5
  %12 = ptrtoint ptr %power_mode to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %power_mode, align 2
  %conv21 = zext i8 %13 to i32
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @tmio_mmc_set_ios.__UNIQUE_ID_ddebug328, ptr noundef %dev1, ptr noundef nonnull @.str.37, ptr noundef %comm, i32 noundef %9, i32 noundef %11, i32 noundef %conv21) #7
  br label %do.end23

do.end23:                                         ; preds = %if.then16, %do.body10
  %14 = ptrtoint ptr %mrq to i32
  call void @__asan_store4_noabort(i32 %14)
  store ptr inttoptr (i32 -4 to ptr), ptr %mrq, align 4
  br label %if.end50

do.body26:                                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_set_ios.__UNIQUE_ID_ddebug329, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_set_ios, %if.then38)) #7
          to label %if.end50 [label %if.then38], !srcloc !128

if.then38:                                        ; preds = %do.body26
  call void @__sanitizer_cov_trace_pc() #9
  %15 = tail call i32 @llvm.read_register.i32(metadata !116) #7
  %and.i163 = and i32 %15, -16384
  %16 = inttoptr i32 %and.i163 to ptr
  %task40 = getelementptr inbounds %struct.thread_info, ptr %16, i32 0, i32 2
  %17 = ptrtoint ptr %task40 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %task40, align 8
  %comm41 = getelementptr inbounds %struct.task_struct, ptr %18, i32 0, i32 101
  %pid.i164 = getelementptr inbounds %struct.task_struct, ptr %18, i32 0, i32 68
  %19 = ptrtoint ptr %pid.i164 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %pid.i164, align 8
  %21 = ptrtoint ptr %mrq to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %mrq, align 4
  %cmd = getelementptr inbounds %struct.mmc_request, ptr %22, i32 0, i32 1
  %23 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %cmd, align 4
  %25 = ptrtoint ptr %24 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %24, align 4
  %last_req_ts = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 12, i32 3, i32 0, i32 0, i32 3
  %27 = ptrtoint ptr %last_req_ts to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %last_req_ts, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %29 = load volatile i32, ptr @jiffies, align 128
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @tmio_mmc_set_ios.__UNIQUE_ID_ddebug329, ptr noundef %dev1, ptr noundef nonnull @.str.38, ptr noundef %comm41, i32 noundef %20, i32 noundef %26, i32 noundef %28, i32 noundef %29) #7
  br label %if.end50

if.end50:                                         ; preds = %if.then38, %do.body26, %do.end23
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call4) #7
  br label %cleanup

if.end53:                                         ; preds = %entry
  %30 = ptrtoint ptr %mrq to i32
  call void @__asan_store4_noabort(i32 %30)
  store ptr inttoptr (i32 -16 to ptr), ptr %mrq, align 4
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call4) #7
  %power_mode57 = getelementptr inbounds %struct.mmc_ios, ptr %ios, i32 0, i32 5
  %31 = ptrtoint ptr %power_mode57 to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %power_mode57, align 2
  %33 = zext i8 %32 to i64
  call void @__sanitizer_cov_trace_switch(i64 %33, ptr @__sancov_gen_cov_switch_values.46)
  switch i8 %32, label %if.end53.sw.epilog_crit_edge [
    i8 0, label %sw.bb
    i8 1, label %sw.bb63
    i8 2, label %sw.bb66
  ]

if.end53.sw.epilog_crit_edge:                     ; preds = %if.end53
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.epilog

sw.bb:                                            ; preds = %if.end53
  %mmc1.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 0, i32 1, i32 1
  %34 = ptrtoint ptr %mmc1.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %mmc1.i, align 4
  %supply.i = getelementptr inbounds %struct.mmc_host, ptr %35, i32 0, i32 54
  %vqmmc.i = getelementptr inbounds %struct.mmc_host, ptr %35, i32 0, i32 54, i32 1
  %36 = ptrtoint ptr %vqmmc.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %vqmmc.i, align 4
  %cmp.i.i = icmp ugt ptr %37, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i, label %sw.bb.if.end.i_crit_edge, label %if.then.i

sw.bb.if.end.i_crit_edge:                         ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

if.then.i:                                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #9
  %call4.i = tail call i32 @regulator_disable(ptr noundef %37) #7
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %sw.bb.if.end.i_crit_edge
  %38 = ptrtoint ptr %supply.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %supply.i, align 16
  %cmp.i22.i = icmp ugt ptr %39, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i22.i, label %if.end.i.if.end11.i_crit_edge, label %if.then7.i

if.end.i.if.end11.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end11.i

if.then7.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  %call10.i = tail call i32 @mmc_regulator_set_ocr(ptr noundef %35, ptr noundef %39, i16 noundef zeroext 0) #7
  br label %if.end11.i

if.end11.i:                                       ; preds = %if.then7.i, %if.end.i.if.end11.i_crit_edge
  %set_pwr.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 0, i32 7, i32 1, i32 4, i32 2
  %40 = ptrtoint ptr %set_pwr.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %set_pwr.i, align 4
  %tobool.not.i = icmp eq ptr %41, null
  br i1 %tobool.not.i, label %if.end11.i.tmio_mmc_power_off.exit_crit_edge, label %if.then12.i

if.end11.i.tmio_mmc_power_off.exit_crit_edge:     ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_power_off.exit

if.then12.i:                                      ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #9
  %42 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %pdev, align 4
  tail call void %41(ptr noundef %43, i32 noundef 0) #7
  br label %tmio_mmc_power_off.exit

tmio_mmc_power_off.exit:                          ; preds = %if.then12.i, %if.end11.i.tmio_mmc_power_off.exit_crit_edge
  %pdata = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 1
  %44 = ptrtoint ptr %pdata to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %pdata, align 4
  %flags59 = getelementptr inbounds %struct.tmio_mmc_data, ptr %45, i32 0, i32 5
  %46 = ptrtoint ptr %flags59 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %flags59, align 4
  %and = and i32 %47, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool60.not = icmp eq i32 %and, 0
  br i1 %tobool60.not, label %tmio_mmc_power_off.exit.if.end62_crit_edge, label %if.then61

tmio_mmc_power_off.exit.if.end62_crit_edge:       ; preds = %tmio_mmc_power_off.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end62

if.then61:                                        ; preds = %tmio_mmc_power_off.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call fastcc void @tmio_mmc_reset(ptr noundef %private.i)
  br label %if.end62

if.end62:                                         ; preds = %if.then61, %tmio_mmc_power_off.exit.if.end62_crit_edge
  %set_clock = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 12, i32 8
  %48 = ptrtoint ptr %set_clock to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %set_clock, align 4
  tail call void %49(ptr noundef %private.i, i32 noundef 0) #7
  br label %sw.epilog

sw.bb63:                                          ; preds = %if.end53
  %vdd = getelementptr inbounds %struct.mmc_ios, ptr %ios, i32 0, i32 1
  %50 = ptrtoint ptr %vdd to i32
  call void @__asan_load2_noabort(i32 %50)
  %51 = load i16, ptr %vdd, align 4
  tail call fastcc void @tmio_mmc_power_on(ptr noundef %private.i, i16 noundef zeroext %51)
  %set_clock64 = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 12, i32 8
  %52 = ptrtoint ptr %set_clock64 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %set_clock64, align 4
  %54 = ptrtoint ptr %ios to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %ios, align 4
  tail call void %53(ptr noundef %private.i, i32 noundef %55) #7
  %bus_width = getelementptr inbounds %struct.mmc_ios, ptr %ios, i32 0, i32 6
  %56 = ptrtoint ptr %bus_width to i32
  call void @__asan_load1_noabort(i32 %56)
  %57 = load i8, ptr %bus_width, align 1
  %58 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %private.i, align 4
  %bus_shift.i.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 0, i32 7, i32 3
  %60 = ptrtoint ptr %bus_shift.i.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %bus_shift.i.i, align 4
  %shl.i.i = shl i32 40, %61
  %add.ptr.i.i = getelementptr i8, ptr %59, i32 %shl.i.i
  %62 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %63 = and i16 %62, -161
  %64 = tail call i16 @llvm.bswap.i16(i16 %63) #7
  %65 = zext i8 %57 to i64
  call void @__sanitizer_cov_trace_switch(i64 %65, ptr @__sancov_gen_cov_switch_values.47)
  switch i8 %57, label %sw.bb63.if.end13.i_crit_edge [
    i8 0, label %if.then.i165
    i8 3, label %if.then9.i
  ]

sw.bb63.if.end13.i_crit_edge:                     ; preds = %sw.bb63
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end13.i

if.then.i165:                                     ; preds = %sw.bb63
  call void @__sanitizer_cov_trace_pc() #9
  %66 = or i16 %64, -32768
  br label %if.end13.i

if.then9.i:                                       ; preds = %sw.bb63
  call void @__sanitizer_cov_trace_pc() #9
  %67 = or i16 %64, 8192
  br label %if.end13.i

if.end13.i:                                       ; preds = %if.then9.i, %if.then.i165, %sw.bb63.if.end13.i_crit_edge
  %reg.0.i = phi i16 [ %66, %if.then.i165 ], [ %67, %if.then9.i ], [ %64, %sw.bb63.if.end13.i_crit_edge ]
  %write16_hook.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %private.i, i32 0, i32 36
  %68 = ptrtoint ptr %write16_hook.i.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %write16_hook.i.i, align 4
  %tobool.not.i.i = icmp eq ptr %69, null
  br i1 %tobool.not.i.i, label %if.end13.i.if.end.i.i_crit_edge, label %land.lhs.true.i.i

if.end13.i.if.end.i.i_crit_edge:                  ; preds = %if.end13.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i.i

land.lhs.true.i.i:                                ; preds = %if.end13.i
  %call.i.i = tail call i32 %69(ptr noundef %private.i, i32 noundef 40) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool2.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.if.end.i.i_crit_edge, label %land.lhs.true.i.i.sw.epilog_crit_edge

land.lhs.true.i.i.sw.epilog_crit_edge:            ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.epilog

land.lhs.true.i.i.if.end.i.i_crit_edge:           ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i.i

if.end.i.i:                                       ; preds = %land.lhs.true.i.i.if.end.i.i_crit_edge, %if.end13.i.if.end.i.i_crit_edge
  %70 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %private.i, align 4
  %72 = ptrtoint ptr %bus_shift.i.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %bus_shift.i.i, align 4
  %shl.i19.i = shl i32 40, %73
  %add.ptr.i20.i = getelementptr i8, ptr %71, i32 %shl.i19.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %74 = tail call i16 @llvm.bswap.i16(i16 %reg.0.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i20.i, i16 %74) #7, !srcloc !127
  br label %sw.epilog

sw.bb66:                                          ; preds = %if.end53
  %set_clock67 = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 12, i32 8
  %75 = ptrtoint ptr %set_clock67 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %set_clock67, align 4
  %77 = ptrtoint ptr %ios to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %ios, align 4
  tail call void %76(ptr noundef %private.i, i32 noundef %78) #7
  %bus_width69 = getelementptr inbounds %struct.mmc_ios, ptr %ios, i32 0, i32 6
  %79 = ptrtoint ptr %bus_width69 to i32
  call void @__asan_load1_noabort(i32 %79)
  %80 = load i8, ptr %bus_width69, align 1
  %81 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %private.i, align 4
  %bus_shift.i.i166 = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 0, i32 7, i32 3
  %83 = ptrtoint ptr %bus_shift.i.i166 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %bus_shift.i.i166, align 4
  %shl.i.i167 = shl i32 40, %84
  %add.ptr.i.i168 = getelementptr i8, ptr %82, i32 %shl.i.i167
  %85 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i.i168) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %86 = and i16 %85, -161
  %87 = tail call i16 @llvm.bswap.i16(i16 %86) #7
  %88 = zext i8 %80 to i64
  call void @__sanitizer_cov_trace_switch(i64 %88, ptr @__sancov_gen_cov_switch_values.48)
  switch i8 %80, label %sw.bb66.if.end13.i174_crit_edge [
    i8 0, label %if.then.i169
    i8 3, label %if.then9.i170
  ]

sw.bb66.if.end13.i174_crit_edge:                  ; preds = %sw.bb66
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end13.i174

if.then.i169:                                     ; preds = %sw.bb66
  call void @__sanitizer_cov_trace_pc() #9
  %89 = or i16 %87, -32768
  br label %if.end13.i174

if.then9.i170:                                    ; preds = %sw.bb66
  call void @__sanitizer_cov_trace_pc() #9
  %90 = or i16 %87, 8192
  br label %if.end13.i174

if.end13.i174:                                    ; preds = %if.then9.i170, %if.then.i169, %sw.bb66.if.end13.i174_crit_edge
  %reg.0.i171 = phi i16 [ %89, %if.then.i169 ], [ %90, %if.then9.i170 ], [ %87, %sw.bb66.if.end13.i174_crit_edge ]
  %write16_hook.i.i172 = getelementptr inbounds %struct.tmio_mmc_host, ptr %private.i, i32 0, i32 36
  %91 = ptrtoint ptr %write16_hook.i.i172 to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %write16_hook.i.i172, align 4
  %tobool.not.i.i173 = icmp eq ptr %92, null
  br i1 %tobool.not.i.i173, label %if.end13.i174.if.end.i.i180_crit_edge, label %land.lhs.true.i.i177

if.end13.i174.if.end.i.i180_crit_edge:            ; preds = %if.end13.i174
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i.i180

land.lhs.true.i.i177:                             ; preds = %if.end13.i174
  %call.i.i175 = tail call i32 %92(ptr noundef %private.i, i32 noundef 40) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i175)
  %tobool2.not.i.i176 = icmp eq i32 %call.i.i175, 0
  br i1 %tobool2.not.i.i176, label %land.lhs.true.i.i177.if.end.i.i180_crit_edge, label %land.lhs.true.i.i177.sw.epilog_crit_edge

land.lhs.true.i.i177.sw.epilog_crit_edge:         ; preds = %land.lhs.true.i.i177
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.epilog

land.lhs.true.i.i177.if.end.i.i180_crit_edge:     ; preds = %land.lhs.true.i.i177
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i.i180

if.end.i.i180:                                    ; preds = %land.lhs.true.i.i177.if.end.i.i180_crit_edge, %if.end13.i174.if.end.i.i180_crit_edge
  %93 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %private.i, align 4
  %95 = ptrtoint ptr %bus_shift.i.i166 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %bus_shift.i.i166, align 4
  %shl.i19.i178 = shl i32 40, %96
  %add.ptr.i20.i179 = getelementptr i8, ptr %94, i32 %shl.i19.i178
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %97 = tail call i16 @llvm.bswap.i16(i16 %reg.0.i171) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i20.i179, i16 %97) #7, !srcloc !127
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.end.i.i180, %land.lhs.true.i.i177.sw.epilog_crit_edge, %if.end.i.i, %land.lhs.true.i.i.sw.epilog_crit_edge, %if.end62, %if.end53.sw.epilog_crit_edge
  %pdata70 = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 1
  %98 = ptrtoint ptr %pdata70 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %pdata70, align 4
  %flags71 = getelementptr inbounds %struct.tmio_mmc_data, ptr %99, i32 0, i32 5
  %100 = ptrtoint ptr %flags71 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %flags71, align 4
  %and72 = and i32 %101, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and72)
  %tobool73.not = icmp eq i32 %and72, 0
  br i1 %tobool73.not, label %sw.epilog.if.end75_crit_edge, label %if.then74

sw.epilog.if.end75_crit_edge:                     ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end75

if.then74:                                        ; preds = %sw.epilog
  %mmc.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 0, i32 1, i32 1
  %102 = ptrtoint ptr %mmc.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %mmc.i, align 4
  %actual_clock.i = getelementptr inbounds %struct.mmc_host, ptr %103, i32 0, i32 58
  %104 = ptrtoint ptr %actual_clock.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %actual_clock.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %105)
  %tobool.not.i182 = icmp eq i32 %105, 0
  br i1 %tobool.not.i182, label %cond.false.i, label %if.then74.tmio_mmc_max_busy_timeout.exit_crit_edge

if.then74.tmio_mmc_max_busy_timeout.exit_crit_edge: ; preds = %if.then74
  call void @__sanitizer_cov_trace_pc() #9
  br label %tmio_mmc_max_busy_timeout.exit

cond.false.i:                                     ; preds = %if.then74
  call void @__sanitizer_cov_trace_pc() #9
  %f_max.i = getelementptr inbounds %struct.mmc_host, ptr %103, i32 0, i32 6
  %106 = ptrtoint ptr %f_max.i to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %f_max.i, align 8
  br label %tmio_mmc_max_busy_timeout.exit

tmio_mmc_max_busy_timeout.exit:                   ; preds = %cond.false.i, %if.then74.tmio_mmc_max_busy_timeout.exit_crit_edge
  %cond.i = phi i32 [ %107, %cond.false.i ], [ %105, %if.then74.tmio_mmc_max_busy_timeout.exit_crit_edge ]
  %get_timeout_cycles.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %private.i, i32 0, i32 40
  %108 = ptrtoint ptr %get_timeout_cycles.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %get_timeout_cycles.i, align 4
  %call.i = tail call i32 %109(ptr noundef %private.i) #7
  %div.i = udiv i32 %cond.i, 1000
  %div2.i = udiv i32 %call.i, %div.i
  %110 = ptrtoint ptr %mmc.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %mmc.i, align 4
  %max_busy_timeout.i = getelementptr inbounds %struct.mmc_host, ptr %111, i32 0, i32 26
  %112 = ptrtoint ptr %max_busy_timeout.i to i32
  call void @__asan_store4_noabort(i32 %112)
  store i32 %div2.i, ptr %max_busy_timeout.i, align 4
  br label %if.end75

if.end75:                                         ; preds = %tmio_mmc_max_busy_timeout.exit, %sw.epilog.if.end75_crit_edge
  tail call void @usleep_range_state(i32 noundef 140, i32 noundef 200, i32 noundef 2) #7
  %113 = ptrtoint ptr %mrq to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %mrq, align 4
  %cmp78 = icmp eq ptr %114, inttoptr (i32 -4 to ptr)
  br i1 %cmp78, label %do.body81, label %if.end75.if.end109_crit_edge

if.end75.if.end109_crit_edge:                     ; preds = %if.end75
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end109

do.body81:                                        ; preds = %if.end75
  call void @__sanitizer_cov_trace_pc() #9
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_set_ios.__UNIQUE_ID_ddebug330, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_set_ios, %if.then93)) #7
          to label %if.end109 [label %if.then93], !srcloc !128

if.then93:                                        ; preds = %do.body81
  call void @__sanitizer_cov_trace_pc() #9
  %115 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load ptr, ptr %pdev, align 4
  %dev95 = getelementptr inbounds %struct.platform_device, ptr %116, i32 0, i32 3
  %117 = tail call i32 @llvm.read_register.i32(metadata !116) #7
  %and.i183 = and i32 %117, -16384
  %118 = inttoptr i32 %and.i183 to ptr
  %task97 = getelementptr inbounds %struct.thread_info, ptr %118, i32 0, i32 2
  %119 = ptrtoint ptr %task97 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %task97, align 8
  %comm98 = getelementptr inbounds %struct.task_struct, ptr %120, i32 0, i32 101
  %pid.i184 = getelementptr inbounds %struct.task_struct, ptr %120, i32 0, i32 68
  %121 = ptrtoint ptr %pid.i184 to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load i32, ptr %pid.i184, align 8
  %123 = ptrtoint ptr %ios to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %ios, align 4
  %125 = ptrtoint ptr %power_mode57 to i32
  call void @__asan_load1_noabort(i32 %125)
  %126 = load i8, ptr %power_mode57, align 2
  %conv105 = zext i8 %126 to i32
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @tmio_mmc_set_ios.__UNIQUE_ID_ddebug330, ptr noundef %dev95, ptr noundef nonnull @.str.39, ptr noundef %comm98, i32 noundef %122, i32 noundef %124, i32 noundef %conv105) #7
  br label %if.end109

if.end109:                                        ; preds = %if.then93, %do.body81, %if.end75.if.end109_crit_edge
  %127 = ptrtoint ptr %mrq to i32
  call void @__asan_store4_noabort(i32 %127)
  store ptr null, ptr %mrq, align 4
  %128 = ptrtoint ptr %ios to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %ios, align 4
  %clk_cache = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 11
  %130 = ptrtoint ptr %clk_cache to i32
  call void @__asan_store4_noabort(i32 %130)
  store i32 %129, ptr %clk_cache, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end109, %if.end50
  tail call void @mutex_unlock(ptr noundef %ios_lock) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @tmio_mmc_get_ro(ptr nocapture noundef readonly %mmc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %private.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 0, i32 70
  %0 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %private.i, align 4
  %bus_shift.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 0, i32 7, i32 3
  %2 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 28, %3
  %add.ptr.i = getelementptr i8, ptr %1, i32 %shl.i
  %4 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %5 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %private.i, align 4
  %7 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %bus_shift.i, align 4
  %shl3.i = shl i32 30, %8
  %add.ptr4.i = getelementptr i8, ptr %6, i32 %shl3.i
  %9 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr4.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %10 = xor i16 %4, -1
  %11 = lshr i16 %10, 15
  %12 = zext i16 %11 to i32
  ret i32 %12
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @tmio_mmc_get_cd(ptr nocapture noundef readonly %mmc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %private.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 0, i32 70
  %0 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %private.i, align 4
  %bus_shift.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 0, i32 7, i32 3
  %2 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 28, %3
  %add.ptr.i = getelementptr i8, ptr %1, i32 %shl.i
  %4 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %5 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %private.i, align 4
  %7 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %bus_shift.i, align 4
  %shl3.i = shl i32 30, %8
  %add.ptr4.i = getelementptr i8, ptr %6, i32 %shl3.i
  %9 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr4.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %10 = lshr i16 %4, 13
  %11 = and i16 %10, 1
  %and.lobit = zext i16 %11 to i32
  ret i32 %and.lobit
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @tmio_mmc_enable_sdio_irq(ptr noundef %mmc, i32 noundef %enable) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %private.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 0, i32 70
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %enable)
  %tobool.not = icmp eq i32 %enable, 0
  %sdio_irq_enabled15 = getelementptr inbounds %struct.tmio_mmc_host, ptr %private.i, i32 0, i32 31
  %0 = ptrtoint ptr %sdio_irq_enabled15 to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %sdio_irq_enabled15, align 1, !range !129
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool16.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %land.lhs.true14.critedge, label %land.lhs.true

land.lhs.true:                                    ; preds = %entry
  br i1 %tobool16.not, label %if.then, label %land.lhs.true.if.end27_crit_edge

land.lhs.true.if.end27_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end27

if.then:                                          ; preds = %land.lhs.true
  %2 = ptrtoint ptr %mmc to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %mmc, align 128
  %call.i = tail call i32 @__pm_runtime_resume(ptr noundef %3, i32 noundef 4) #7
  %4 = ptrtoint ptr %sdio_irq_enabled15 to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 1, ptr %sdio_irq_enabled15, align 1
  %sdio_irq_mask = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 10, i32 5, i32 7
  %5 = ptrtoint ptr %sdio_irq_mask to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 49158, ptr %sdio_irq_mask, align 4
  %6 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %private.i, align 4
  %bus_shift.i = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 0, i32 7, i32 3
  %8 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 54, %9
  %add.ptr.i = getelementptr i8, ptr %7, i32 %shl.i
  %10 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i) #7, !srcloc !140
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !141
  %11 = and i16 %10, -1985
  %12 = tail call i16 @llvm.bswap.i16(i16 %11)
  %pdata = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 1
  %13 = ptrtoint ptr %pdata to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %pdata, align 4
  %flags = getelementptr inbounds %struct.tmio_mmc_data, ptr %14, i32 0, i32 5
  %15 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %flags, align 4
  %and6 = and i32 %16, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6)
  %tobool7.not = icmp eq i32 %and6, 0
  %17 = or i16 %12, 6
  %spec.select = select i1 %tobool7.not, i16 %12, i16 %17
  %write16_hook.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %private.i, i32 0, i32 36
  %18 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i = icmp eq ptr %19, null
  br i1 %tobool.not.i, label %if.then.if.end.i_crit_edge, label %land.lhs.true.i

if.then.if.end.i_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %if.then
  %call.i45 = tail call i32 %19(ptr noundef %private.i, i32 noundef 54) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i45)
  %tobool2.not.i = icmp eq i32 %call.i45, 0
  br i1 %tobool2.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %land.lhs.true.i.sd_ctrl_write16.exit_crit_edge

land.lhs.true.i.sd_ctrl_write16.exit_crit_edge:   ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %sd_ctrl_write16.exit

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

if.end.i:                                         ; preds = %land.lhs.true.i.if.end.i_crit_edge, %if.then.if.end.i_crit_edge
  %20 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %private.i, align 4
  %22 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %bus_shift.i, align 4
  %shl.i47 = shl i32 54, %23
  %add.ptr.i48 = getelementptr i8, ptr %21, i32 %shl.i47
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %24 = tail call i16 @llvm.bswap.i16(i16 %spec.select) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i48, i16 %24) #7, !srcloc !127
  br label %sd_ctrl_write16.exit

sd_ctrl_write16.exit:                             ; preds = %if.end.i, %land.lhs.true.i.sd_ctrl_write16.exit_crit_edge
  %25 = ptrtoint ptr %sdio_irq_mask to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %sdio_irq_mask, align 4
  %conv12 = trunc i32 %26 to i16
  %27 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i50 = icmp eq ptr %28, null
  br i1 %tobool.not.i50, label %sd_ctrl_write16.exit.if.end.i57_crit_edge, label %land.lhs.true.i53

sd_ctrl_write16.exit.if.end.i57_crit_edge:        ; preds = %sd_ctrl_write16.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i57

land.lhs.true.i53:                                ; preds = %sd_ctrl_write16.exit
  %call.i51 = tail call i32 %28(ptr noundef %private.i, i32 noundef 56) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i51)
  %tobool2.not.i52 = icmp eq i32 %call.i51, 0
  br i1 %tobool2.not.i52, label %land.lhs.true.i53.if.end.i57_crit_edge, label %land.lhs.true.i53.if.end27_crit_edge

land.lhs.true.i53.if.end27_crit_edge:             ; preds = %land.lhs.true.i53
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end27

land.lhs.true.i53.if.end.i57_crit_edge:           ; preds = %land.lhs.true.i53
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i57

if.end.i57:                                       ; preds = %land.lhs.true.i53.if.end.i57_crit_edge, %sd_ctrl_write16.exit.if.end.i57_crit_edge
  %29 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %private.i, align 4
  %31 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %bus_shift.i, align 4
  %shl.i55 = shl i32 56, %32
  %add.ptr.i56 = getelementptr i8, ptr %30, i32 %shl.i55
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %33 = tail call i16 @llvm.bswap.i16(i16 %conv12) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i56, i16 %33) #7, !srcloc !127
  br label %if.end27

land.lhs.true14.critedge:                         ; preds = %entry
  br i1 %tobool16.not, label %land.lhs.true14.critedge.if.end27_crit_edge, label %if.then18

land.lhs.true14.critedge.if.end27_crit_edge:      ; preds = %land.lhs.true14.critedge
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end27

if.then18:                                        ; preds = %land.lhs.true14.critedge
  %sdio_irq_mask19 = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 10, i32 5, i32 7
  %34 = ptrtoint ptr %sdio_irq_mask19 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 49159, ptr %sdio_irq_mask19, align 4
  %write16_hook.i59 = getelementptr inbounds %struct.tmio_mmc_host, ptr %private.i, i32 0, i32 36
  %35 = ptrtoint ptr %write16_hook.i59 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %write16_hook.i59, align 4
  %tobool.not.i60 = icmp eq ptr %36, null
  br i1 %tobool.not.i60, label %if.then18.if.end.i67_crit_edge, label %land.lhs.true.i63

if.then18.if.end.i67_crit_edge:                   ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i67

land.lhs.true.i63:                                ; preds = %if.then18
  %call.i61 = tail call i32 %36(ptr noundef %private.i, i32 noundef 56) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i61)
  %tobool2.not.i62 = icmp eq i32 %call.i61, 0
  br i1 %tobool2.not.i62, label %land.lhs.true.i63.if.end.i67_crit_edge, label %land.lhs.true.i63.sd_ctrl_write16.exit68_crit_edge

land.lhs.true.i63.sd_ctrl_write16.exit68_crit_edge: ; preds = %land.lhs.true.i63
  call void @__sanitizer_cov_trace_pc() #9
  br label %sd_ctrl_write16.exit68

land.lhs.true.i63.if.end.i67_crit_edge:           ; preds = %land.lhs.true.i63
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i67

if.end.i67:                                       ; preds = %land.lhs.true.i63.if.end.i67_crit_edge, %if.then18.if.end.i67_crit_edge
  %37 = ptrtoint ptr %private.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %private.i, align 4
  %bus_shift.i64 = getelementptr inbounds %struct.mmc_host, ptr %mmc, i32 1, i32 1, i32 0, i32 7, i32 3
  %39 = ptrtoint ptr %bus_shift.i64 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %bus_shift.i64, align 4
  %shl.i65 = shl i32 56, %40
  %add.ptr.i66 = getelementptr i8, ptr %38, i32 %shl.i65
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i66, i16 1984) #7, !srcloc !127
  br label %sd_ctrl_write16.exit68

sd_ctrl_write16.exit68:                           ; preds = %if.end.i67, %land.lhs.true.i63.sd_ctrl_write16.exit68_crit_edge
  %41 = ptrtoint ptr %sdio_irq_enabled15 to i32
  call void @__asan_store1_noabort(i32 %41)
  store i8 0, ptr %sdio_irq_enabled15, align 1
  %42 = ptrtoint ptr %mmc to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %mmc, align 128
  %call.i69 = tail call i64 @ktime_get_mono_fast_ns() #7
  %last_busy.i = getelementptr inbounds %struct.device, ptr %43, i32 0, i32 12, i32 22
  %44 = ptrtoint ptr %last_busy.i to i32
  call void @__asan_store8_noabort(i32 %44)
  store volatile i64 %call.i69, ptr %last_busy.i, align 8
  %45 = ptrtoint ptr %mmc to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %mmc, align 128
  %call.i70 = tail call i32 @__pm_runtime_suspend(ptr noundef %46, i32 noundef 13) #7
  br label %if.end27

if.end27:                                         ; preds = %sd_ctrl_write16.exit68, %land.lhs.true14.critedge.if.end27_crit_edge, %if.end.i57, %land.lhs.true.i53.if.end27_crit_edge, %land.lhs.true.if.end27_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @tmio_multi_io_quirk(ptr noundef %card, i32 noundef %direction, i32 noundef %blk_size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %card to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %card, align 8
  %multi_io_quirk = getelementptr inbounds %struct.mmc_host, ptr %1, i32 1, i32 1, i32 12, i32 8, i32 0, i32 0, i32 2
  %2 = ptrtoint ptr %multi_io_quirk to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %multi_io_quirk, align 4
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.then

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %call3 = tail call i32 %3(ptr noundef %card, i32 noundef %direction, i32 noundef %blk_size) #7
  br label %cleanup

cleanup:                                          ; preds = %if.then, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call3, %if.then ], [ %blk_size, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @_raw_spin_lock_irqsave(ptr noundef) local_unnamed_addr #3 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @mmc_request_done(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @tmio_process_mrq(ptr noundef %host, ptr noundef %mrq) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %mrq to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %mrq, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.else_crit_edge, label %land.lhs.true

entry.if.else_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else

land.lhs.true:                                    ; preds = %entry
  %cmd1 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 1
  %2 = ptrtoint ptr %cmd1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %cmd1, align 4
  %cmp.not = icmp eq ptr %3, %1
  br i1 %cmp.not, label %land.lhs.true.if.else_crit_edge, label %land.lhs.true.if.end11_crit_edge

land.lhs.true.if.end11_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end11

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %entry.if.else_crit_edge
  %cmd4 = getelementptr inbounds %struct.mmc_request, ptr %mrq, i32 0, i32 1
  %4 = ptrtoint ptr %cmd4 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %cmd4, align 4
  %data = getelementptr inbounds %struct.mmc_request, ptr %mrq, i32 0, i32 2
  %6 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %data, align 4
  %tobool5.not = icmp eq ptr %7, null
  br i1 %tobool5.not, label %if.else.if.end11_crit_edge, label %if.then6

if.else.if.end11_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end11

if.then6:                                         ; preds = %if.else
  %call = tail call fastcc i32 @tmio_mmc_start_data(ptr noundef %host, ptr noundef nonnull %7)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool8.not = icmp eq i32 %call, 0
  br i1 %tobool8.not, label %if.then6.if.end11_crit_edge, label %if.then6.fail_crit_edge

if.then6.fail_crit_edge:                          ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #9
  br label %fail

if.then6.if.end11_crit_edge:                      ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end11

if.end11:                                         ; preds = %if.then6.if.end11_crit_edge, %if.else.if.end11_crit_edge, %land.lhs.true.if.end11_crit_edge
  %cmd.0 = phi ptr [ %5, %if.then6.if.end11_crit_edge ], [ %5, %if.else.if.end11_crit_edge ], [ %1, %land.lhs.true.if.end11_crit_edge ]
  %call12 = tail call fastcc i32 @tmio_mmc_start_command(ptr noundef %host, ptr noundef %cmd.0)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12)
  %tobool13.not = icmp eq i32 %call12, 0
  br i1 %tobool13.not, label %if.end15, label %if.end11.fail_crit_edge

if.end11.fail_crit_edge:                          ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #9
  br label %fail

if.end15:                                         ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #9
  %delayed_reset_work = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 20
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @system_wq to i32))
  %8 = load ptr, ptr @system_wq, align 4
  %call.i.i = tail call zeroext i1 @queue_delayed_work_on(i32 noundef 4, ptr noundef %8, ptr noundef %delayed_reset_work, i32 noundef 500) #7
  br label %cleanup

fail:                                             ; preds = %if.end11.fail_crit_edge, %if.then6.fail_crit_edge
  %ret.0 = phi i32 [ %call12, %if.end11.fail_crit_edge ], [ %call, %if.then6.fail_crit_edge ]
  %mrq18 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 2
  %9 = ptrtoint ptr %mrq18 to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr null, ptr %mrq18, align 4
  %cmd19 = getelementptr inbounds %struct.mmc_request, ptr %mrq, i32 0, i32 1
  %10 = ptrtoint ptr %cmd19 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %cmd19, align 4
  %error = getelementptr inbounds %struct.mmc_command, ptr %11, i32 0, i32 5
  %12 = ptrtoint ptr %error to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %ret.0, ptr %error, align 4
  %mmc = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 4
  %13 = ptrtoint ptr %mmc to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %mmc, align 4
  tail call void @mmc_request_done(ptr noundef %14, ptr noundef %mrq) #7
  br label %cleanup

cleanup:                                          ; preds = %fail, %if.end15
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock_irqrestore(ptr noundef, i32 noundef) local_unnamed_addr #3 section ".spinlock.text"

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @tmio_mmc_start_data(ptr noundef %host, ptr noundef %data) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %pdata1 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 13
  %0 = ptrtoint ptr %pdata1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pdata1, align 4
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_start_data.__UNIQUE_ID_ddebug325, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_start_data, %if.then)) #7
          to label %do.end [label %if.then], !srcloc !128

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %blksz = getelementptr inbounds %struct.mmc_data, ptr %data, i32 0, i32 2
  %2 = ptrtoint ptr %blksz to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %blksz, align 4
  %blocks = getelementptr inbounds %struct.mmc_data, ptr %data, i32 0, i32 3
  %4 = ptrtoint ptr %blocks to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %blocks, align 4
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @tmio_mmc_start_data.__UNIQUE_ID_ddebug325, ptr noundef nonnull @.str.32, i32 noundef %3, i32 noundef %5) #7
  br label %do.end

do.end:                                           ; preds = %if.then, %entry
  %mmc = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 4
  %6 = ptrtoint ptr %mmc to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %mmc, align 4
  %bus_width = getelementptr inbounds %struct.mmc_host, ptr %7, i32 0, i32 28, i32 6
  %8 = ptrtoint ptr %bus_width to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %bus_width, align 1
  %10 = and i8 %9, -2
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %10)
  %switch = icmp eq i8 %10, 2
  br i1 %switch, label %if.then11, label %do.end.if.end30_crit_edge

do.end.if.end30_crit_edge:                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end30

if.then11:                                        ; preds = %do.end
  %blksz12 = getelementptr inbounds %struct.mmc_data, ptr %data, i32 0, i32 2
  %11 = ptrtoint ptr %blksz12 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %blksz12, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %12)
  %cmp13 = icmp ult i32 %12, 2
  br i1 %cmp13, label %if.then11.do.end23_crit_edge, label %lor.lhs.false15

if.then11.do.end23_crit_edge:                     ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end23

lor.lhs.false15:                                  ; preds = %if.then11
  %flags = getelementptr inbounds %struct.tmio_mmc_data, ptr %1, i32 0, i32 5
  %13 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %flags, align 4
  %and = and i32 %14, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %12)
  %cmp17 = icmp ult i32 %12, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool19.not = icmp eq i32 %and, 0
  %or.cond = select i1 %cmp17, i1 %tobool19.not, i1 false
  br i1 %or.cond, label %lor.lhs.false15.do.end23_crit_edge, label %lor.lhs.false15.if.end30_crit_edge

lor.lhs.false15.if.end30_crit_edge:               ; preds = %lor.lhs.false15
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end30

lor.lhs.false15.do.end23_crit_edge:               ; preds = %lor.lhs.false15
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end23

do.end23:                                         ; preds = %lor.lhs.false15.do.end23_crit_edge, %if.then11.do.end23_crit_edge
  %init_name.i = getelementptr inbounds %struct.mmc_host, ptr %7, i32 0, i32 1, i32 3
  %15 = ptrtoint ptr %init_name.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %init_name.i, align 8
  %tobool.not.i = icmp eq ptr %16, null
  br i1 %tobool.not.i, label %if.end.i, label %do.end23.dev_name.exit_crit_edge

do.end23.dev_name.exit_crit_edge:                 ; preds = %do.end23
  call void @__sanitizer_cov_trace_pc() #9
  br label %dev_name.exit

if.end.i:                                         ; preds = %do.end23
  call void @__sanitizer_cov_trace_pc() #9
  %class_dev = getelementptr inbounds %struct.mmc_host, ptr %7, i32 0, i32 1
  %17 = ptrtoint ptr %class_dev to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %class_dev, align 4
  br label %dev_name.exit

dev_name.exit:                                    ; preds = %if.end.i, %do.end23.dev_name.exit_crit_edge
  %retval.0.i64 = phi ptr [ %18, %if.end.i ], [ %16, %do.end23.dev_name.exit_crit_edge ]
  %call28 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.33, ptr noundef %retval.0.i64, i32 noundef %12) #10
  br label %cleanup42

if.end30:                                         ; preds = %lor.lhs.false15.if.end30_crit_edge, %do.end.if.end30_crit_edge
  %sg_len.i = getelementptr inbounds %struct.mmc_data, ptr %data, i32 0, i32 10
  %19 = ptrtoint ptr %sg_len.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %sg_len.i, align 4
  %sg_len1.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 9
  %21 = ptrtoint ptr %sg_len1.i to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %20, ptr %sg_len1.i, align 4
  %sg.i = getelementptr inbounds %struct.mmc_data, ptr %data, i32 0, i32 12
  %22 = ptrtoint ptr %sg.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %sg.i, align 4
  %sg_ptr.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 7
  %24 = ptrtoint ptr %sg_ptr.i to i32
  call void @__asan_store4_noabort(i32 %24)
  store ptr %23, ptr %sg_ptr.i, align 4
  %25 = load ptr, ptr %sg.i, align 4
  %sg_orig.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 8
  %26 = ptrtoint ptr %sg_orig.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store ptr %25, ptr %sg_orig.i, align 4
  %sg_off.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 10
  %27 = ptrtoint ptr %sg_off.i to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 0, ptr %sg_off.i, align 4
  %data31 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 3
  %28 = ptrtoint ptr %data31 to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr %data, ptr %data31, align 4
  %dma_on = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 14
  %29 = ptrtoint ptr %dma_on to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 0, ptr %dma_on, align 4
  %blksz32 = getelementptr inbounds %struct.mmc_data, ptr %data, i32 0, i32 2
  %30 = ptrtoint ptr %blksz32 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %blksz32, align 4
  %conv33 = trunc i32 %31 to i16
  %write16_hook.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 36
  %32 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i65 = icmp eq ptr %33, null
  br i1 %tobool.not.i65, label %if.end30.if.end.i66_crit_edge, label %land.lhs.true.i

if.end30.if.end.i66_crit_edge:                    ; preds = %if.end30
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i66

land.lhs.true.i:                                  ; preds = %if.end30
  %call.i = tail call i32 %33(ptr noundef %host, i32 noundef 38) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool2.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool2.not.i, label %land.lhs.true.i.if.end.i66_crit_edge, label %land.lhs.true.i.sd_ctrl_write16.exit_crit_edge

land.lhs.true.i.sd_ctrl_write16.exit_crit_edge:   ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %sd_ctrl_write16.exit

land.lhs.true.i.if.end.i66_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i66

if.end.i66:                                       ; preds = %land.lhs.true.i.if.end.i66_crit_edge, %if.end30.if.end.i66_crit_edge
  %34 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %host, align 4
  %bus_shift.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %36 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 38, %37
  %add.ptr.i = getelementptr i8, ptr %35, i32 %shl.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %38 = tail call i16 @llvm.bswap.i16(i16 %conv33) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i, i16 %38) #7, !srcloc !127
  br label %sd_ctrl_write16.exit

sd_ctrl_write16.exit:                             ; preds = %if.end.i66, %land.lhs.true.i.sd_ctrl_write16.exit_crit_edge
  %39 = ptrtoint ptr %mmc to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %mmc, align 4
  %max_blk_count = getelementptr inbounds %struct.mmc_host, ptr %40, i32 0, i32 25
  %41 = ptrtoint ptr %max_blk_count to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %max_blk_count, align 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 65535, i32 %42)
  %cmp35 = icmp ugt i32 %42, 65535
  %blocks38 = getelementptr inbounds %struct.mmc_data, ptr %data, i32 0, i32 3
  %43 = ptrtoint ptr %blocks38 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %blocks38, align 4
  br i1 %cmp35, label %if.then37, label %if.else

if.then37:                                        ; preds = %sd_ctrl_write16.exit
  call void @__sanitizer_cov_trace_pc() #9
  %45 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %host, align 4
  %bus_shift.i67 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %47 = ptrtoint ptr %bus_shift.i67 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %bus_shift.i67, align 4
  %shl.i68 = shl i32 10, %48
  %add.ptr.i69 = getelementptr i8, ptr %46, i32 %shl.i68
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !147
  tail call void @arm_heavy_mb() #7
  %49 = tail call i32 @llvm.bswap.i32(i32 %44) #7
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i69, i32 %49) #7, !srcloc !148
  br label %if.end41

if.else:                                          ; preds = %sd_ctrl_write16.exit
  %conv40 = trunc i32 %44 to i16
  %50 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i71 = icmp eq ptr %51, null
  br i1 %tobool.not.i71, label %if.else.if.end.i78_crit_edge, label %land.lhs.true.i74

if.else.if.end.i78_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i78

land.lhs.true.i74:                                ; preds = %if.else
  %call.i72 = tail call i32 %51(ptr noundef %host, i32 noundef 10) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i72)
  %tobool2.not.i73 = icmp eq i32 %call.i72, 0
  br i1 %tobool2.not.i73, label %land.lhs.true.i74.if.end.i78_crit_edge, label %land.lhs.true.i74.if.end41_crit_edge

land.lhs.true.i74.if.end41_crit_edge:             ; preds = %land.lhs.true.i74
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end41

land.lhs.true.i74.if.end.i78_crit_edge:           ; preds = %land.lhs.true.i74
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i78

if.end.i78:                                       ; preds = %land.lhs.true.i74.if.end.i78_crit_edge, %if.else.if.end.i78_crit_edge
  %52 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %host, align 4
  %bus_shift.i75 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %54 = ptrtoint ptr %bus_shift.i75 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %bus_shift.i75, align 4
  %shl.i76 = shl i32 10, %55
  %add.ptr.i77 = getelementptr i8, ptr %53, i32 %shl.i76
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %56 = tail call i16 @llvm.bswap.i16(i16 %conv40) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i77, i16 %56) #7, !srcloc !127
  br label %if.end41

if.end41:                                         ; preds = %if.end.i78, %land.lhs.true.i74.if.end41_crit_edge, %if.then37
  %dma_ops.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 44
  %57 = ptrtoint ptr %dma_ops.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %dma_ops.i, align 4
  %tobool.not.i80 = icmp eq ptr %58, null
  br i1 %tobool.not.i80, label %if.end41.cleanup42_crit_edge, label %if.then.i

if.end41.cleanup42_crit_edge:                     ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup42

if.then.i:                                        ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #9
  %59 = ptrtoint ptr %58 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %58, align 4
  tail call void %60(ptr noundef %host, ptr noundef %data) #7
  br label %cleanup42

cleanup42:                                        ; preds = %if.then.i, %if.end41.cleanup42_crit_edge, %dev_name.exit
  %retval.1 = phi i32 [ -22, %dev_name.exit ], [ 0, %if.end41.cleanup42_crit_edge ], [ 0, %if.then.i ]
  ret i32 %retval.1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @tmio_mmc_start_command(ptr noundef %host, ptr noundef %cmd) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %data1 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 3
  %0 = ptrtoint ptr %data1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %data1, align 4
  %2 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cmd, align 4
  %flags = getelementptr inbounds %struct.mmc_command, ptr %cmd, i32 0, i32 3
  %4 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %flags, align 4
  %and = and i32 %5, 31
  %6 = zext i32 %and to i64
  call void @__sanitizer_cov_trace_switch(i64 %6, ptr @__sancov_gen_cov_switch_values.49)
  switch i32 %and, label %do.body [
    i32 0, label %entry.sw.epilog_crit_edge
    i32 21, label %entry.sw.bb2_crit_edge
    i32 17, label %entry.sw.bb2_crit_edge74
    i32 29, label %sw.bb4
    i32 7, label %sw.bb6
    i32 1, label %sw.bb8
  ]

entry.sw.bb2_crit_edge74:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.bb2

entry.sw.bb2_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.bb2

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.epilog

sw.bb2:                                           ; preds = %entry.sw.bb2_crit_edge, %entry.sw.bb2_crit_edge74
  br label %sw.epilog

sw.bb4:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.epilog

sw.bb6:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.epilog

sw.bb8:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.epilog

do.body:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_start_command.__UNIQUE_ID_ddebug318, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_start_command, %if.then)) #7
          to label %cleanup [label %if.then], !srcloc !128

if.then:                                          ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  %7 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %flags, align 4
  %and13 = and i32 %8, 31
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @tmio_mmc_start_command.__UNIQUE_ID_ddebug318, ptr noundef nonnull @.str.35, i32 noundef %and13) #7
  br label %cleanup

sw.epilog:                                        ; preds = %sw.bb8, %sw.bb6, %sw.bb4, %sw.bb2, %entry.sw.epilog_crit_edge
  %.sink = phi i32 [ 1792, %sw.bb8 ], [ 1536, %sw.bb6 ], [ 1280, %sw.bb4 ], [ 1024, %sw.bb2 ], [ 768, %entry.sw.epilog_crit_edge ]
  %or9 = or i32 %3, %.sink
  %cmd14 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 1
  %9 = ptrtoint ptr %cmd14 to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr %cmd, ptr %cmd14, align 4
  %tobool15.not = icmp eq ptr %1, null
  br i1 %tobool15.not, label %sw.epilog.if.end36_crit_edge, label %if.then16

sw.epilog.if.end36_crit_edge:                     ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end36

if.then16:                                        ; preds = %sw.epilog
  %or17 = or i32 %or9, 2048
  %blocks = getelementptr inbounds %struct.mmc_data, ptr %1, i32 0, i32 3
  %10 = ptrtoint ptr %blocks to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %blocks, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %11)
  %cmp = icmp ugt i32 %11, 1
  br i1 %cmp, label %if.then18, label %if.then16.if.end29_crit_edge

if.then16.if.end29_crit_edge:                     ; preds = %if.then16
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end29

if.then18:                                        ; preds = %if.then16
  %write16_hook.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 36
  %12 = ptrtoint ptr %write16_hook.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %write16_hook.i, align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.then18.if.end.i_crit_edge, label %land.lhs.true.i

if.then18.if.end.i_crit_edge:                     ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %if.then18
  %call.i = tail call i32 %13(ptr noundef %host, i32 noundef 8) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool2.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool2.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %land.lhs.true.i.sd_ctrl_write16.exit_crit_edge

land.lhs.true.i.sd_ctrl_write16.exit_crit_edge:   ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %sd_ctrl_write16.exit

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

if.end.i:                                         ; preds = %land.lhs.true.i.if.end.i_crit_edge, %if.then18.if.end.i_crit_edge
  %14 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %host, align 4
  %bus_shift.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %16 = ptrtoint ptr %bus_shift.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %bus_shift.i, align 4
  %shl.i = shl i32 8, %17
  %add.ptr.i = getelementptr i8, ptr %15, i32 %shl.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i, i16 1) #7, !srcloc !127
  br label %sd_ctrl_write16.exit

sd_ctrl_write16.exit:                             ; preds = %if.end.i, %land.lhs.true.i.sd_ctrl_write16.exit_crit_edge
  %or19 = or i32 %or9, 10240
  %pdata = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 13
  %18 = ptrtoint ptr %pdata to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %pdata, align 4
  %flags20 = getelementptr inbounds %struct.tmio_mmc_data, ptr %19, i32 0, i32 5
  %20 = ptrtoint ptr %flags20 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %flags20, align 4
  %and21 = and i32 %21, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and21)
  %tobool22.not = icmp eq i32 %and21, 0
  br i1 %tobool22.not, label %sd_ctrl_write16.exit.if.end29_crit_edge, label %land.lhs.true

sd_ctrl_write16.exit.if.end29_crit_edge:          ; preds = %sd_ctrl_write16.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end29

land.lhs.true:                                    ; preds = %sd_ctrl_write16.exit
  %22 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %cmd, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 53, i32 %23)
  %cmp24 = icmp eq i32 %23, 53
  br i1 %cmp24, label %land.lhs.true.if.then26_crit_edge, label %lor.lhs.false

land.lhs.true.if.then26_crit_edge:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then26

lor.lhs.false:                                    ; preds = %land.lhs.true
  %mrq = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 2
  %24 = ptrtoint ptr %mrq to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %mrq, align 4
  %26 = ptrtoint ptr %25 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %25, align 4
  %tobool25.not = icmp eq ptr %27, null
  br i1 %tobool25.not, label %lor.lhs.false.if.end29_crit_edge, label %lor.lhs.false.if.then26_crit_edge

lor.lhs.false.if.then26_crit_edge:                ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then26

lor.lhs.false.if.end29_crit_edge:                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end29

if.then26:                                        ; preds = %lor.lhs.false.if.then26_crit_edge, %land.lhs.true.if.then26_crit_edge
  %or27 = or i32 %or9, 26624
  br label %if.end29

if.end29:                                         ; preds = %if.then26, %lor.lhs.false.if.end29_crit_edge, %sd_ctrl_write16.exit.if.end29_crit_edge, %if.then16.if.end29_crit_edge
  %c.1 = phi i32 [ %or27, %if.then26 ], [ %or19, %lor.lhs.false.if.end29_crit_edge ], [ %or19, %sd_ctrl_write16.exit.if.end29_crit_edge ], [ %or17, %if.then16.if.end29_crit_edge ]
  %flags30 = getelementptr inbounds %struct.mmc_data, ptr %1, i32 0, i32 6
  %28 = ptrtoint ptr %flags30 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %flags30, align 4
  %and31 = shl i32 %29, 3
  %30 = and i32 %and31, 4096
  %31 = or i32 %30, %c.1
  br label %if.end36

if.end36:                                         ; preds = %if.end29, %sw.epilog.if.end36_crit_edge
  %c.2 = phi i32 [ %or9, %sw.epilog.if.end36_crit_edge ], [ %31, %if.end29 ]
  %sdcard_irq_mask.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 22
  %32 = ptrtoint ptr %sdcard_irq_mask.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %sdcard_irq_mask.i, align 4
  %and1.i = and i32 %33, -4194330
  store i32 %and1.i, ptr %sdcard_irq_mask.i, align 4
  %sdcard_irq_setbit_mask.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 25
  %34 = ptrtoint ptr %sdcard_irq_setbit_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %sdcard_irq_setbit_mask.i.i, align 4
  %or.i.i = or i32 %35, %and1.i
  %conv.i.i = trunc i32 %or.i.i to i16
  %36 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %host, align 4
  %bus_shift.i.i = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 11
  %38 = ptrtoint ptr %bus_shift.i.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %bus_shift.i.i, align 4
  %shl.i.i = shl i32 32, %39
  %add.ptr.i.i = getelementptr i8, ptr %37, i32 %shl.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %40 = tail call i16 @llvm.bswap.i16(i16 %conv.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i.i, i16 %40) #7, !srcloc !127
  %shr.i.i = lshr i32 %or.i.i, 16
  %conv2.i.i = trunc i32 %shr.i.i to i16
  %41 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %host, align 4
  %43 = ptrtoint ptr %bus_shift.i.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %bus_shift.i.i, align 4
  %shl5.i.i = shl i32 34, %44
  %add.ptr6.i.i = getelementptr i8, ptr %42, i32 %shl5.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %45 = tail call i16 @llvm.bswap.i16(i16 %conv2.i.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i.i, i16 %45) #7, !srcloc !127
  %arg = getelementptr inbounds %struct.mmc_command, ptr %cmd, i32 0, i32 1
  %46 = ptrtoint ptr %arg to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %arg, align 4
  %conv.i = trunc i32 %47 to i16
  %48 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %host, align 4
  %50 = ptrtoint ptr %bus_shift.i.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %bus_shift.i.i, align 4
  %shl.i62 = shl i32 4, %51
  %add.ptr.i63 = getelementptr i8, ptr %49, i32 %shl.i62
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %52 = tail call i16 @llvm.bswap.i16(i16 %conv.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr.i63, i16 %52) #7, !srcloc !127
  %shr.i = lshr i32 %47, 16
  %conv2.i = trunc i32 %shr.i to i16
  %53 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %host, align 4
  %55 = ptrtoint ptr %bus_shift.i.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %bus_shift.i.i, align 4
  %shl5.i = shl i32 6, %56
  %add.ptr6.i = getelementptr i8, ptr %54, i32 %shl5.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %57 = tail call i16 @llvm.bswap.i16(i16 %conv2.i) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr6.i, i16 %57) #7, !srcloc !127
  %conv = trunc i32 %c.2 to i16
  %write16_hook.i65 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 36
  %58 = ptrtoint ptr %write16_hook.i65 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %write16_hook.i65, align 4
  %tobool.not.i66 = icmp eq ptr %59, null
  br i1 %tobool.not.i66, label %if.end36.if.end.i71_crit_edge, label %land.lhs.true.i69

if.end36.if.end.i71_crit_edge:                    ; preds = %if.end36
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i71

land.lhs.true.i69:                                ; preds = %if.end36
  %call.i67 = tail call i32 %59(ptr noundef %host, i32 noundef 0) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i67)
  %tobool2.not.i68 = icmp eq i32 %call.i67, 0
  br i1 %tobool2.not.i68, label %land.lhs.true.i69.if.end.i71_crit_edge, label %land.lhs.true.i69.cleanup_crit_edge

land.lhs.true.i69.cleanup_crit_edge:              ; preds = %land.lhs.true.i69
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

land.lhs.true.i69.if.end.i71_crit_edge:           ; preds = %land.lhs.true.i69
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i71

if.end.i71:                                       ; preds = %land.lhs.true.i69.if.end.i71_crit_edge, %if.end36.if.end.i71_crit_edge
  %60 = ptrtoint ptr %host to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %host, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #7, !srcloc !126
  tail call void @arm_heavy_mb() #7
  %62 = tail call i16 @llvm.bswap.i16(i16 %conv) #7
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %61, i16 %62) #7, !srcloc !127
  br label %cleanup

cleanup:                                          ; preds = %if.end.i71, %land.lhs.true.i69.cleanup_crit_edge, %if.then, %do.body
  %retval.0 = phi i32 [ -22, %if.then ], [ -22, %do.body ], [ 0, %land.lhs.true.i69.cleanup_crit_edge ], [ 0, %if.end.i71 ]
  ret i32 %retval.0
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #4

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @queue_delayed_work_on(i32 noundef, ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_lock_nested(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_unlock(ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @tmio_mmc_power_on(ptr nocapture noundef readonly %host, i16 noundef zeroext %vdd) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %mmc1 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 4
  %0 = ptrtoint ptr %mmc1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %mmc1, align 4
  %set_pwr = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 6
  %2 = ptrtoint ptr %set_pwr to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %set_pwr, align 4
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %pdev = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 12
  %4 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %pdev, align 4
  tail call void %3(ptr noundef %5, i32 noundef 1) #7
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %supply = getelementptr inbounds %struct.mmc_host, ptr %1, i32 0, i32 54
  %6 = ptrtoint ptr %supply to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %supply, align 16
  %cmp.i = icmp ugt ptr %7, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.end.if.end7_crit_edge, label %if.then3

if.end.if.end7_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7

if.then3:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %call6 = tail call i32 @mmc_regulator_set_ocr(ptr noundef %1, ptr noundef %7, i16 noundef zeroext %vdd) #7
  tail call void @usleep_range_state(i32 noundef 200, i32 noundef 300, i32 noundef 2) #7
  br label %if.end7

if.end7:                                          ; preds = %if.then3, %if.end.if.end7_crit_edge
  %ret.0 = phi i32 [ 0, %if.end.if.end7_crit_edge ], [ %call6, %if.then3 ]
  %vqmmc = getelementptr inbounds %struct.mmc_host, ptr %1, i32 0, i32 54, i32 1
  %8 = ptrtoint ptr %vqmmc to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %vqmmc, align 4
  %cmp.i35 = icmp ule ptr %9, inttoptr (i32 -4096 to ptr)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %ret.0)
  %tobool10.not = icmp eq i32 %ret.0, 0
  %or.cond = select i1 %cmp.i35, i1 %tobool10.not, i1 false
  br i1 %or.cond, label %if.then11, label %if.end7.if.end15_crit_edge

if.end7.if.end15_crit_edge:                       ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end15

if.then11:                                        ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #9
  %call14 = tail call i32 @regulator_enable(ptr noundef %9) #7
  tail call void @usleep_range_state(i32 noundef 200, i32 noundef 300, i32 noundef 2) #7
  br label %if.end15

if.end15:                                         ; preds = %if.then11, %if.end7.if.end15_crit_edge
  %ret.1 = phi i32 [ %ret.0, %if.end7.if.end15_crit_edge ], [ %call14, %if.then11 ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %ret.1)
  %cmp = icmp slt i32 %ret.1, 0
  br i1 %cmp, label %do.body, label %if.end15.if.end24_crit_edge

if.end15.if.end24_crit_edge:                      ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end24

do.body:                                          ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #9
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @tmio_mmc_power_on.__UNIQUE_ID_ddebug327, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@tmio_mmc_power_on, %if.then21)) #7
          to label %if.end24 [label %if.then21], !srcloc !128

if.then21:                                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  %pdev22 = getelementptr inbounds %struct.tmio_mmc_host, ptr %host, i32 0, i32 12
  %10 = ptrtoint ptr %pdev22 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %pdev22, align 4
  %dev = getelementptr inbounds %struct.platform_device, ptr %11, i32 0, i32 3
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @tmio_mmc_power_on.__UNIQUE_ID_ddebug327, ptr noundef %dev, ptr noundef nonnull @.str.41, i32 noundef %ret.1) #7
  br label %if.end24

if.end24:                                         ; preds = %if.then21, %do.body, %if.end15.if.end24_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @regulator_disable(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mmc_regulator_set_ocr(ptr noundef, ptr noundef, i16 noundef zeroext) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @regulator_enable(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @usleep_range_state(i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @ktime_get_mono_fast_ns() local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__pm_runtime_suspend(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @of_get_property(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mmc_regulator_get_supply(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__kasan_check_write(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: inaccessiblemem_or_argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.prefetch.p0(ptr nocapture readonly, i32 immarg, i32 immarg, i32) #6

; Function Attrs: null_pointer_is_valid
declare dso_local void @lockdep_init_map_type(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @cancel_delayed_work(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__pm_runtime_set_status(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__pm_runtime_use_autosuspend(ptr noundef, i1 noundef zeroext) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__pm_runtime_idle(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__pm_runtime_resume(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__pm_runtime_disable(ptr noundef, i1 noundef zeroext) local_unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.fshl.i32(i32, i32, i32) #4

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #4

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #7

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load2_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store2_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #8 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 50)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #8 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 50)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #5 = { nounwind readonly }
attributes #6 = { inaccessiblemem_or_argmemonly nocallback nofree nosync nounwind willreturn }
attributes #7 = { nounwind }
attributes #8 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #9 = { nomerge }
attributes #10 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !7, !8, !9, !10, !11, !12, !14, !15, !16, !18, !19, !21, !22, !24, !25, !26, !27, !29, !31, !33, !35, !37, !39, !40, !42, !43, !45, !46, !47, !48, !50, !51, !53, !55, !57, !59, !61, !62, !64, !65, !66, !68, !69, !70, !71, !73, !74, !76, !77, !79, !81, !82, !83, !85, !86, !87, !89, !90, !91, !93, !94, !95, !97, !98, !99, !101, !102, !104, !105, !107, !108, !109, !111, !113, !114, !115}
!llvm.named.register.sp = !{!116}
!llvm.module.flags = !{!117, !118, !119, !120, !121, !122, !123, !124}
!llvm.ident = !{!125}

!0 = !{ptr @__ksymtab_tmio_mmc_enable_mmc_irqs, !1, !"__ksymtab_tmio_mmc_enable_mmc_irqs", i1 false, i1 false}
!1 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 106, i32 1}
!2 = !{ptr @__ksymtab_tmio_mmc_disable_mmc_irqs, !3, !"__ksymtab_tmio_mmc_disable_mmc_irqs", i1 false, i1 false}
!3 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 113, i32 1}
!4 = !{ptr @.str, !5, !"<string literal>", i1 false, i1 false}
!5 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 450, i32 3}
!6 = !{ptr @.str.1, !5, !"<string literal>", i1 false, i1 false}
!7 = !{ptr @.str.2, !5, !"<string literal>", i1 false, i1 false}
!8 = !{ptr @.str.3, !5, !"<string literal>", i1 false, i1 false}
!9 = !{ptr @.str.4, !5, !"<string literal>", i1 false, i1 false}
!10 = !{ptr @tmio_mmc_do_data_irq._entry, !5, !"_entry", i1 false, i1 false}
!11 = !{ptr @tmio_mmc_do_data_irq._entry_ptr, !5, !"_entry_ptr", i1 false, i1 false}
!12 = !{ptr @.str.5, !13, !"<string literal>", i1 false, i1 false}
!13 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 461, i32 2}
!14 = !{ptr @.str.6, !13, !"<string literal>", i1 false, i1 false}
!15 = !{ptr @tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug321, !13, !"__UNIQUE_ID_ddebug321", i1 false, i1 false}
!16 = !{ptr @.str.7, !17, !"<string literal>", i1 false, i1 false}
!17 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 475, i32 3}
!18 = !{ptr @tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug322, !17, !"__UNIQUE_ID_ddebug322", i1 false, i1 false}
!19 = !{ptr @.str.8, !20, !"<string literal>", i1 false, i1 false}
!20 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 478, i32 3}
!21 = !{ptr @tmio_mmc_do_data_irq.__UNIQUE_ID_ddebug323, !20, !"__UNIQUE_ID_ddebug323", i1 false, i1 false}
!22 = !{ptr @.str.10, !23, !"<string literal>", i1 false, i1 false}
!23 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 484, i32 4}
!24 = !{ptr @.str.11, !23, !"<string literal>", i1 false, i1 false}
!25 = !{ptr @tmio_mmc_do_data_irq._entry.9, !23, !"_entry", i1 false, i1 false}
!26 = !{ptr @tmio_mmc_do_data_irq._entry_ptr.12, !23, !"_entry_ptr", i1 false, i1 false}
!27 = !{ptr @__ksymtab_tmio_mmc_do_data_irq, !28, !"__ksymtab_tmio_mmc_do_data_irq", i1 false, i1 false}
!28 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 495, i32 1}
!29 = !{ptr @__ksymtab_tmio_mmc_irq, !30, !"__ksymtab_tmio_mmc_irq", i1 false, i1 false}
!30 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 706, i32 1}
!31 = !{ptr @__ksymtab_tmio_mmc_host_alloc, !32, !"__ksymtab_tmio_mmc_host_alloc", i1 false, i1 false}
!32 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1113, i32 1}
!33 = !{ptr @__ksymtab_tmio_mmc_host_free, !34, !"__ksymtab_tmio_mmc_host_free", i1 false, i1 false}
!34 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1119, i32 1}
!35 = !{ptr @.str.13, !36, !"<string literal>", i1 false, i1 false}
!36 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1151, i32 34}
!37 = !{ptr @tmio_mmc_host_probe.__key, !38, !"__key", i1 false, i1 false}
!38 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1194, i32 2}
!39 = !{ptr @.str.14, !38, !"<string literal>", i1 false, i1 false}
!40 = !{ptr @tmio_mmc_host_probe.__key.15, !41, !"__key", i1 false, i1 false}
!41 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1195, i32 2}
!42 = !{ptr @.str.16, !41, !"<string literal>", i1 false, i1 false}
!43 = !{ptr @tmio_mmc_host_probe.__key.17, !44, !"__key", i1 false, i1 false}
!44 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1198, i32 2}
!45 = !{ptr @.str.18, !44, !"<string literal>", i1 false, i1 false}
!46 = !{ptr @tmio_mmc_host_probe.__key.19, !44, !"__key", i1 false, i1 false}
!47 = !{ptr @.str.20, !44, !"<string literal>", i1 false, i1 false}
!48 = !{ptr @tmio_mmc_host_probe.__key.21, !49, !"__key", i1 false, i1 false}
!49 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1199, i32 2}
!50 = !{ptr @.str.22, !49, !"<string literal>", i1 false, i1 false}
!51 = !{ptr @__ksymtab_tmio_mmc_host_probe, !52, !"__ksymtab_tmio_mmc_host_probe", i1 false, i1 false}
!52 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1224, i32 1}
!53 = !{ptr @__ksymtab_tmio_mmc_host_remove, !54, !"__ksymtab_tmio_mmc_host_remove", i1 false, i1 false}
!54 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1251, i32 1}
!55 = !{ptr @__ksymtab_tmio_mmc_host_runtime_suspend, !56, !"__ksymtab_tmio_mmc_host_runtime_suspend", i1 false, i1 false}
!56 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1281, i32 1}
!57 = !{ptr @__ksymtab_tmio_mmc_host_runtime_resume, !58, !"__ksymtab_tmio_mmc_host_runtime_resume", i1 false, i1 false}
!58 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1297, i32 1}
!59 = !{ptr @__UNIQUE_ID_file333, !60, !"__UNIQUE_ID_file333", i1 false, i1 false}
!60 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1300, i32 1}
!61 = !{ptr @__UNIQUE_ID_license334, !60, !"__UNIQUE_ID_license334", i1 false, i1 false}
!62 = !{ptr @.str.23, !63, !"<string literal>", i1 false, i1 false}
!63 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 555, i32 3}
!64 = !{ptr @.str.24, !63, !"<string literal>", i1 false, i1 false}
!65 = !{ptr @tmio_mmc_cmd_irq.__UNIQUE_ID_ddebug324, !63, !"__UNIQUE_ID_ddebug324", i1 false, i1 false}
!66 = !{ptr @.str.25, !67, !"<string literal>", i1 false, i1 false}
!67 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 402, i32 3}
!68 = !{ptr @.str.26, !67, !"<string literal>", i1 false, i1 false}
!69 = !{ptr @tmio_mmc_pio_irq._entry, !67, !"_entry", i1 false, i1 false}
!70 = !{ptr @tmio_mmc_pio_irq._entry_ptr, !67, !"_entry_ptr", i1 false, i1 false}
!71 = !{ptr @.str.27, !72, !"<string literal>", i1 false, i1 false}
!72 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 405, i32 3}
!73 = !{ptr @tmio_mmc_pio_irq.__UNIQUE_ID_ddebug319, !72, !"__UNIQUE_ID_ddebug319", i1 false, i1 false}
!74 = !{ptr @.str.28, !75, !"<string literal>", i1 false, i1 false}
!75 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 416, i32 2}
!76 = !{ptr @tmio_mmc_pio_irq.__UNIQUE_ID_ddebug320, !75, !"__UNIQUE_ID_ddebug320", i1 false, i1 false}
!77 = !{ptr @tmio_mmc_ops, !78, !"tmio_mmc_ops", i1 false, i1 false}
!78 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1023, i32 28}
!79 = !{ptr @.str.29, !80, !"<string literal>", i1 false, i1 false}
!80 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 784, i32 3}
!81 = !{ptr @.str.30, !80, !"<string literal>", i1 false, i1 false}
!82 = !{ptr @tmio_mmc_request.__UNIQUE_ID_ddebug326, !80, !"__UNIQUE_ID_ddebug326", i1 false, i1 false}
!83 = !{ptr @.str.31, !84, !"<string literal>", i1 false, i1 false}
!84 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 713, i32 2}
!85 = !{ptr @.str.32, !84, !"<string literal>", i1 false, i1 false}
!86 = !{ptr @tmio_mmc_start_data.__UNIQUE_ID_ddebug325, !84, !"__UNIQUE_ID_ddebug325", i1 false, i1 false}
!87 = !{ptr @.str.33, !88, !"<string literal>", i1 false, i1 false}
!88 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 722, i32 4}
!89 = !{ptr @tmio_mmc_start_data._entry, !88, !"_entry", i1 false, i1 false}
!90 = !{ptr @tmio_mmc_start_data._entry_ptr, !88, !"_entry_ptr", i1 false, i1 false}
!91 = !{ptr @.str.34, !92, !"<string literal>", i1 false, i1 false}
!92 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 287, i32 3}
!93 = !{ptr @.str.35, !92, !"<string literal>", i1 false, i1 false}
!94 = !{ptr @tmio_mmc_start_command.__UNIQUE_ID_ddebug318, !92, !"__UNIQUE_ID_ddebug318", i1 false, i1 false}
!95 = !{ptr @.str.36, !96, !"<string literal>", i1 false, i1 false}
!96 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 937, i32 4}
!97 = !{ptr @.str.37, !96, !"<string literal>", i1 false, i1 false}
!98 = !{ptr @tmio_mmc_set_ios.__UNIQUE_ID_ddebug328, !96, !"__UNIQUE_ID_ddebug328", i1 false, i1 false}
!99 = !{ptr @.str.38, !100, !"<string literal>", i1 false, i1 false}
!100 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 943, i32 4}
!101 = !{ptr @tmio_mmc_set_ios.__UNIQUE_ID_ddebug329, !100, !"__UNIQUE_ID_ddebug329", i1 false, i1 false}
!102 = !{ptr @.str.39, !103, !"<string literal>", i1 false, i1 false}
!103 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 985, i32 3}
!104 = !{ptr @tmio_mmc_set_ios.__UNIQUE_ID_ddebug330, !103, !"__UNIQUE_ID_ddebug330", i1 false, i1 false}
!105 = !{ptr @.str.40, !106, !"<string literal>", i1 false, i1 false}
!106 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 886, i32 3}
!107 = !{ptr @.str.41, !106, !"<string literal>", i1 false, i1 false}
!108 = !{ptr @tmio_mmc_power_on.__UNIQUE_ID_ddebug327, !106, !"__UNIQUE_ID_ddebug327", i1 false, i1 false}
!109 = !{ptr @.str.42, !110, !"<string literal>", i1 false, i1 false}
!110 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 1069, i32 26}
!111 = !{ptr @.str.43, !112, !"<string literal>", i1 false, i1 false}
!112 = !{!"../drivers/mmc/host/tmio_mmc_core.c", i32 235, i32 2}
!113 = !{ptr @.str.44, !112, !"<string literal>", i1 false, i1 false}
!114 = !{ptr @tmio_mmc_reset_work._entry, !112, !"_entry", i1 false, i1 false}
!115 = !{ptr @tmio_mmc_reset_work._entry_ptr, !112, !"_entry_ptr", i1 false, i1 false}
!116 = !{!"sp"}
!117 = !{i32 1, !"wchar_size", i32 2}
!118 = !{i32 1, !"min_enum_size", i32 4}
!119 = !{i32 8, !"branch-target-enforcement", i32 0}
!120 = !{i32 8, !"sign-return-address", i32 0}
!121 = !{i32 8, !"sign-return-address-all", i32 0}
!122 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!123 = !{i32 7, !"uwtable", i32 1}
!124 = !{i32 7, !"frame-pointer", i32 2}
!125 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!126 = !{i64 2153797465}
!127 = !{i64 6255273}
!128 = !{i64 2148788097, i64 2148788102, i64 2148788115, i64 2148788159, i64 2148788193, i64 2148788214}
!129 = !{i8 0, i8 2}
!130 = !{i64 612913, i64 612974}
!131 = !{!"branch_weights", i32 2000, i32 1}
!132 = !{i64 2153817577, i64 2153818069, i64 2153817614, i64 2153817670, i64 2153817704, i64 2153817728, i64 2153817769, i64 2153817790, i64 2153817818, i64 2153817852}
!133 = !{i64 2154068199}
!134 = !{i64 2153254586}
!135 = !{i64 2153254793}
!136 = !{i64 2154070970}
!137 = !{i64 615645}
!138 = !{!"branch_weights", i32 1, i32 2000}
!139 = !{i64 615930}
!140 = !{i64 6255473}
!141 = !{i64 2153796048}
!142 = !{i64 2148220432, i64 2148220458, i64 2148220487, i64 2148220521, i64 2148220552, i64 2148220575}
!143 = !{i64 2148219851}
!144 = !{i64 704674, i64 704699, i64 704721, i64 704737, i64 704749, i64 704769, i64 704793, i64 704809, i64 704821}
!145 = !{i64 2148220039}
!146 = !{i64 2156335160}
!147 = !{i64 2153798015}
!148 = !{i64 6255893}
