\hypertarget{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s}{}\doxysection{System clock switch status}
\label{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s}\index{System clock switch status@{System clock switch status}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s_ga24710bf1b28cd90bb382687e108f8ed3}{LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+STATUS\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s_gad11a38a680049fd44e212124ca69ead7}{LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+STATUS\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s_ga0ce61c433f9dd47b049cde5c48affde8}{LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+STATUS\+\_\+\+PLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s_gad11a38a680049fd44e212124ca69ead7}\label{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s_gad11a38a680049fd44e212124ca69ead7}} 
\index{System clock switch status@{System clock switch status}!LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE@{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE}}
\index{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE@{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE}!System clock switch status@{System clock switch status}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE}{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+STATUS\+\_\+\+HSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}}

HSE used as system clock \mbox{\Hypertarget{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s_ga24710bf1b28cd90bb382687e108f8ed3}\label{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s_ga24710bf1b28cd90bb382687e108f8ed3}} 
\index{System clock switch status@{System clock switch status}!LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI@{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI}}
\index{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI@{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI}!System clock switch status@{System clock switch status}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI}{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+STATUS\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}}

HSI used as system clock \mbox{\Hypertarget{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s_ga0ce61c433f9dd47b049cde5c48affde8}\label{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s_ga0ce61c433f9dd47b049cde5c48affde8}} 
\index{System clock switch status@{System clock switch status}!LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL@{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL}}
\index{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL@{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL}!System clock switch status@{System clock switch status}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL}{LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+STATUS\+\_\+\+PLL~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}}

PLL used as system clock 