
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.06

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[106] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
   513  876.01    0.00    0.00    3.00 ^ is_left (in)
                                         is_left (net)
                  0.00    0.00    3.00 ^ _12868_/B2 (OAI21_X1)
     1    0.00    0.00    0.01    3.01 v _12868_/ZN (OAI21_X1)
                                         result[106] (net)
                  0.00    0.00    3.01 v result[106] (out)
                                  3.01   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.01   data arrival time
-----------------------------------------------------------------------------
                                  6.01   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_reduct (input port clocked by clk)
Endpoint: result[139] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
    38   71.79    0.00    0.00    3.00 ^ is_reduct (in)
                                         is_reduct (net)
                  0.00    0.00    3.00 ^ _08518_/A2 (AND2_X1)
   300  487.17    1.12    1.20    4.20 ^ _08518_/ZN (AND2_X1)
                                         _04773_ (net)
                  1.12    0.00    4.20 ^ _08519_/A2 (NAND2_X1)
    11   21.75    0.19    0.25    4.44 v _08519_/ZN (NAND2_X1)
                                         _04784_ (net)
                  0.19    0.00    4.44 v _12903_/A1 (OAI22_X1)
     2    5.15    0.07    0.11    4.55 ^ _12903_/ZN (OAI22_X1)
                                         _03961_ (net)
                  0.07    0.00    4.55 ^ _12914_/B (XNOR2_X1)
     5    7.99    0.05    0.07    4.62 ^ _12914_/ZN (XNOR2_X1)
                                         _03973_ (net)
                  0.05    0.00    4.62 ^ _12916_/A2 (OAI22_X1)
     3    6.05    0.17    0.04    4.66 v _12916_/ZN (OAI22_X1)
                                         _03975_ (net)
                  0.17    0.00    4.66 v _12949_/A (AOI221_X2)
     5    9.64    0.10    0.16    4.82 ^ _12949_/ZN (AOI221_X2)
                                         _04012_ (net)
                  0.10    0.00    4.82 ^ _12968_/C2 (OAI211_X2)
     2    2.96    0.03    0.04    4.86 v _12968_/ZN (OAI211_X2)
                                         _04033_ (net)
                  0.03    0.00    4.86 v _12969_/B2 (AOI221_X1)
     1    1.64    0.13    0.08    4.94 ^ _12969_/ZN (AOI221_X1)
                                         _04034_ (net)
                  0.13    0.00    4.94 ^ _12970_/A4 (OR4_X2)
     4   11.25    0.02    0.06    5.00 ^ _12970_/ZN (OR4_X2)
                                         _04035_ (net)
                  0.02    0.00    5.00 ^ _12988_/B (XNOR2_X2)
     5    9.34    0.03    0.05    5.04 ^ _12988_/ZN (XNOR2_X2)
                                         _04055_ (net)
                  0.03    0.00    5.04 ^ _13031_/S (MUX2_X2)
     2    6.43    0.01    0.08    5.13 v _13031_/Z (MUX2_X2)
                                         _04102_ (net)
                  0.01    0.00    5.13 v _14000_/B1 (AOI221_X2)
     2    3.84    0.09    0.07    5.20 ^ _14000_/ZN (AOI221_X2)
                                         _05158_ (net)
                  0.09    0.00    5.20 ^ _14001_/S (MUX2_X1)
     1    2.99    0.02    0.07    5.27 v _14001_/Z (MUX2_X1)
                                         _05159_ (net)
                  0.02    0.00    5.27 v _14007_/A (AOI211_X2)
     5    9.20    0.06    0.09    5.36 ^ _14007_/ZN (AOI211_X2)
                                         _05165_ (net)
                  0.06    0.00    5.36 ^ _14020_/S (MUX2_X1)
     1    5.45    0.02    0.07    5.43 v _14020_/Z (MUX2_X1)
                                         _05180_ (net)
                  0.02    0.00    5.43 v _14023_/A3 (NOR4_X4)
     2    4.49    0.05    0.07    5.51 ^ _14023_/ZN (NOR4_X4)
                                         _05183_ (net)
                  0.05    0.00    5.51 ^ _14024_/B (XNOR2_X1)
     3    6.74    0.04    0.06    5.57 ^ _14024_/ZN (XNOR2_X1)
                                         _05184_ (net)
                  0.04    0.00    5.57 ^ _14685_/B1 (OAI21_X1)
     1    2.41    0.18    0.02    5.59 v _14685_/ZN (OAI21_X1)
                                         _05902_ (net)
                  0.18    0.00    5.59 v _14686_/B (XOR2_X1)
     2    4.81    0.06    0.11    5.70 ^ _14686_/Z (XOR2_X1)
                                         _05903_ (net)
                  0.06    0.00    5.70 ^ _15906_/C2 (OAI211_X2)
     3    5.14    0.16    0.04    5.74 v _15906_/ZN (OAI211_X2)
                                         _07228_ (net)
                  0.16    0.00    5.74 v _15920_/A1 (OR2_X1)
     1    2.65    0.02    0.10    5.84 v _15920_/ZN (OR2_X1)
                                         _07244_ (net)
                  0.02    0.00    5.84 v _15923_/C1 (AOI211_X2)
     1    2.57    0.03    0.04    5.88 ^ _15923_/ZN (AOI211_X2)
                                         _07247_ (net)
                  0.03    0.00    5.88 ^ _15924_/B (XNOR2_X1)
     1    1.66    0.02    0.04    5.92 ^ _15924_/ZN (XNOR2_X1)
                                         _07248_ (net)
                  0.02    0.00    5.92 ^ _15925_/A2 (NAND2_X1)
     1    0.00    0.01    0.01    5.94 v _15925_/ZN (NAND2_X1)
                                         result[139] (net)
                  0.01    0.00    5.94 v result[139] (out)
                                  5.94   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.94   data arrival time
-----------------------------------------------------------------------------
                                  6.06   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_reduct (input port clocked by clk)
Endpoint: result[139] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
    38   71.79    0.00    0.00    3.00 ^ is_reduct (in)
                                         is_reduct (net)
                  0.00    0.00    3.00 ^ _08518_/A2 (AND2_X1)
   300  487.17    1.12    1.20    4.20 ^ _08518_/ZN (AND2_X1)
                                         _04773_ (net)
                  1.12    0.00    4.20 ^ _08519_/A2 (NAND2_X1)
    11   21.75    0.19    0.25    4.44 v _08519_/ZN (NAND2_X1)
                                         _04784_ (net)
                  0.19    0.00    4.44 v _12903_/A1 (OAI22_X1)
     2    5.15    0.07    0.11    4.55 ^ _12903_/ZN (OAI22_X1)
                                         _03961_ (net)
                  0.07    0.00    4.55 ^ _12914_/B (XNOR2_X1)
     5    7.99    0.05    0.07    4.62 ^ _12914_/ZN (XNOR2_X1)
                                         _03973_ (net)
                  0.05    0.00    4.62 ^ _12916_/A2 (OAI22_X1)
     3    6.05    0.17    0.04    4.66 v _12916_/ZN (OAI22_X1)
                                         _03975_ (net)
                  0.17    0.00    4.66 v _12949_/A (AOI221_X2)
     5    9.64    0.10    0.16    4.82 ^ _12949_/ZN (AOI221_X2)
                                         _04012_ (net)
                  0.10    0.00    4.82 ^ _12968_/C2 (OAI211_X2)
     2    2.96    0.03    0.04    4.86 v _12968_/ZN (OAI211_X2)
                                         _04033_ (net)
                  0.03    0.00    4.86 v _12969_/B2 (AOI221_X1)
     1    1.64    0.13    0.08    4.94 ^ _12969_/ZN (AOI221_X1)
                                         _04034_ (net)
                  0.13    0.00    4.94 ^ _12970_/A4 (OR4_X2)
     4   11.25    0.02    0.06    5.00 ^ _12970_/ZN (OR4_X2)
                                         _04035_ (net)
                  0.02    0.00    5.00 ^ _12988_/B (XNOR2_X2)
     5    9.34    0.03    0.05    5.04 ^ _12988_/ZN (XNOR2_X2)
                                         _04055_ (net)
                  0.03    0.00    5.04 ^ _13031_/S (MUX2_X2)
     2    6.43    0.01    0.08    5.13 v _13031_/Z (MUX2_X2)
                                         _04102_ (net)
                  0.01    0.00    5.13 v _14000_/B1 (AOI221_X2)
     2    3.84    0.09    0.07    5.20 ^ _14000_/ZN (AOI221_X2)
                                         _05158_ (net)
                  0.09    0.00    5.20 ^ _14001_/S (MUX2_X1)
     1    2.99    0.02    0.07    5.27 v _14001_/Z (MUX2_X1)
                                         _05159_ (net)
                  0.02    0.00    5.27 v _14007_/A (AOI211_X2)
     5    9.20    0.06    0.09    5.36 ^ _14007_/ZN (AOI211_X2)
                                         _05165_ (net)
                  0.06    0.00    5.36 ^ _14020_/S (MUX2_X1)
     1    5.45    0.02    0.07    5.43 v _14020_/Z (MUX2_X1)
                                         _05180_ (net)
                  0.02    0.00    5.43 v _14023_/A3 (NOR4_X4)
     2    4.49    0.05    0.07    5.51 ^ _14023_/ZN (NOR4_X4)
                                         _05183_ (net)
                  0.05    0.00    5.51 ^ _14024_/B (XNOR2_X1)
     3    6.74    0.04    0.06    5.57 ^ _14024_/ZN (XNOR2_X1)
                                         _05184_ (net)
                  0.04    0.00    5.57 ^ _14685_/B1 (OAI21_X1)
     1    2.41    0.18    0.02    5.59 v _14685_/ZN (OAI21_X1)
                                         _05902_ (net)
                  0.18    0.00    5.59 v _14686_/B (XOR2_X1)
     2    4.81    0.06    0.11    5.70 ^ _14686_/Z (XOR2_X1)
                                         _05903_ (net)
                  0.06    0.00    5.70 ^ _15906_/C2 (OAI211_X2)
     3    5.14    0.16    0.04    5.74 v _15906_/ZN (OAI211_X2)
                                         _07228_ (net)
                  0.16    0.00    5.74 v _15920_/A1 (OR2_X1)
     1    2.65    0.02    0.10    5.84 v _15920_/ZN (OR2_X1)
                                         _07244_ (net)
                  0.02    0.00    5.84 v _15923_/C1 (AOI211_X2)
     1    2.57    0.03    0.04    5.88 ^ _15923_/ZN (AOI211_X2)
                                         _07247_ (net)
                  0.03    0.00    5.88 ^ _15924_/B (XNOR2_X1)
     1    1.66    0.02    0.04    5.92 ^ _15924_/ZN (XNOR2_X1)
                                         _07248_ (net)
                  0.02    0.00    5.92 ^ _15925_/A2 (NAND2_X1)
     1    0.00    0.01    0.01    5.94 v _15925_/ZN (NAND2_X1)
                                         result[139] (net)
                  0.01    0.00    5.94 v result[139] (out)
                                  5.94   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.94   data arrival time
-----------------------------------------------------------------------------
                                  6.06   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          3.58e-04   2.48e-04   2.24e-04   8.31e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.58e-04   2.48e-04   2.24e-04   8.31e-04 100.0%
                          43.1%      29.9%      27.0%
