Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun  9 02:17:41 2023
| Host         : DESKTOP-AD02GFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_unit_timing_summary_routed.rpt -pb counter_unit_timing_summary_routed.pb -rpx counter_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_unit
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.916        0.000                      0                   29        0.263        0.000                      0                   29        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.916        0.000                      0                   29        0.263        0.000                      0                   29        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.966ns (23.833%)  route 3.087ns (76.167%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.739     5.373    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.419     5.792 r  Q_reg[25]/Q
                         net (fo=2, routed)           1.013     6.805    Q[25]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.299     7.104 f  Q[27]_i_7/O
                         net (fo=1, routed)           0.782     7.886    Q[27]_i_7_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.010 f  Q[27]_i_2/O
                         net (fo=29, routed)          1.292     9.302    eqOp
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.124     9.426 r  Q[11]_i_1/O
                         net (fo=1, routed)           0.000     9.426    p_0_in[11]
    SLICE_X43Y53         FDCE                                         r  Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563    14.921    clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  Q_reg[11]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y53         FDCE (Setup_fdce_C_D)        0.029    15.343    Q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.994ns (24.356%)  route 3.087ns (75.644%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.739     5.373    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.419     5.792 r  Q_reg[25]/Q
                         net (fo=2, routed)           1.013     6.805    Q[25]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.299     7.104 f  Q[27]_i_7/O
                         net (fo=1, routed)           0.782     7.886    Q[27]_i_7_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.010 f  Q[27]_i_2/O
                         net (fo=29, routed)          1.292     9.302    eqOp
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.152     9.454 r  Q[12]_i_1/O
                         net (fo=1, routed)           0.000     9.454    p_0_in[12]
    SLICE_X43Y53         FDCE                                         r  Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563    14.921    clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  Q_reg[12]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y53         FDCE (Setup_fdce_C_D)        0.075    15.389    Q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.966ns (24.519%)  route 2.974ns (75.481%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.739     5.373    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.419     5.792 r  Q_reg[25]/Q
                         net (fo=2, routed)           1.013     6.805    Q[25]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.299     7.104 f  Q[27]_i_7/O
                         net (fo=1, routed)           0.782     7.886    Q[27]_i_7_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.010 f  Q[27]_i_2/O
                         net (fo=29, routed)          1.179     9.189    eqOp
    SLICE_X43Y51         LUT3 (Prop_lut3_I1_O)        0.124     9.313 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     9.313    p_0_in[0]
    SLICE_X43Y51         FDCE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  Q_reg[0]/C
                         clock pessimism              0.429    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X43Y51         FDCE (Setup_fdce_C_D)        0.029    15.344    Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.966ns (24.532%)  route 2.972ns (75.468%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.739     5.373    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.419     5.792 r  Q_reg[25]/Q
                         net (fo=2, routed)           1.013     6.805    Q[25]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.299     7.104 f  Q[27]_i_7/O
                         net (fo=1, routed)           0.782     7.886    Q[27]_i_7_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.010 f  Q[27]_i_2/O
                         net (fo=29, routed)          1.177     9.187    eqOp
    SLICE_X43Y51         LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     9.311    p_0_in[2]
    SLICE_X43Y51         FDCE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  Q_reg[2]/C
                         clock pessimism              0.429    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X43Y51         FDCE (Setup_fdce_C_D)        0.031    15.346    Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.992ns (25.014%)  route 2.974ns (74.986%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.739     5.373    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.419     5.792 r  Q_reg[25]/Q
                         net (fo=2, routed)           1.013     6.805    Q[25]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.299     7.104 f  Q[27]_i_7/O
                         net (fo=1, routed)           0.782     7.886    Q[27]_i_7_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.010 f  Q[27]_i_2/O
                         net (fo=29, routed)          1.179     9.189    eqOp
    SLICE_X43Y51         LUT3 (Prop_lut3_I1_O)        0.150     9.339 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.339    p_0_in[1]
    SLICE_X43Y51         FDCE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  Q_reg[1]/C
                         clock pessimism              0.429    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X43Y51         FDCE (Setup_fdce_C_D)        0.075    15.390    Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.992ns (25.027%)  route 2.972ns (74.973%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.739     5.373    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.419     5.792 r  Q_reg[25]/Q
                         net (fo=2, routed)           1.013     6.805    Q[25]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.299     7.104 f  Q[27]_i_7/O
                         net (fo=1, routed)           0.782     7.886    Q[27]_i_7_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.010 f  Q[27]_i_2/O
                         net (fo=29, routed)          1.177     9.187    eqOp
    SLICE_X43Y51         LUT3 (Prop_lut3_I1_O)        0.150     9.337 r  Q[3]_i_1/O
                         net (fo=1, routed)           0.000     9.337    p_0_in[3]
    SLICE_X43Y51         FDCE                                         r  Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  Q_reg[3]/C
                         clock pessimism              0.429    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X43Y51         FDCE (Setup_fdce_C_D)        0.075    15.390    Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.966ns (25.067%)  route 2.888ns (74.933%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.739     5.373    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.419     5.792 r  Q_reg[25]/Q
                         net (fo=2, routed)           1.013     6.805    Q[25]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.299     7.104 f  Q[27]_i_7/O
                         net (fo=1, routed)           0.782     7.886    Q[27]_i_7_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.010 f  Q[27]_i_2/O
                         net (fo=29, routed)          1.093     9.103    eqOp
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.124     9.227 r  Q[6]_i_1/O
                         net (fo=1, routed)           0.000     9.227    p_0_in[6]
    SLICE_X43Y53         FDCE                                         r  Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563    14.921    clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  Q_reg[6]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y53         FDCE (Setup_fdce_C_D)        0.031    15.345    Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.994ns (25.607%)  route 2.888ns (74.393%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.739     5.373    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.419     5.792 r  Q_reg[25]/Q
                         net (fo=2, routed)           1.013     6.805    Q[25]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.299     7.104 f  Q[27]_i_7/O
                         net (fo=1, routed)           0.782     7.886    Q[27]_i_7_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.010 f  Q[27]_i_2/O
                         net (fo=29, routed)          1.093     9.103    eqOp
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.152     9.255 r  Q[9]_i_1/O
                         net (fo=1, routed)           0.000     9.255    p_0_in[9]
    SLICE_X43Y53         FDCE                                         r  Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563    14.921    clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  Q_reg[9]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y53         FDCE (Setup_fdce_C_D)        0.075    15.389    Q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 2.123ns (54.833%)  route 1.749ns (45.167%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     5.831 r  Q_reg[2]/Q
                         net (fo=2, routed)           0.640     6.471    Q[2]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.128 r  Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.128    Q_reg[4]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.245    Q_reg[8]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    Q_reg[12]_i_2_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.479    Q_reg[16]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.596    Q_reg[20]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.815 r  Q_reg[24]_i_2/O[0]
                         net (fo=1, routed)           1.109     8.924    plusOp[21]
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.323     9.247 r  Q[21]_i_1/O
                         net (fo=1, routed)           0.000     9.247    p_0_in[21]
    SLICE_X43Y55         FDCE                                         r  Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563    14.921    clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  Q_reg[21]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.075    15.389    Q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.966ns (25.484%)  route 2.825ns (74.516%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.739     5.373    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.419     5.792 r  Q_reg[25]/Q
                         net (fo=2, routed)           1.013     6.805    Q[25]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.299     7.104 f  Q[27]_i_7/O
                         net (fo=1, routed)           0.782     7.886    Q[27]_i_7_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.010 f  Q[27]_i_2/O
                         net (fo=29, routed)          1.030     9.040    eqOp
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     9.164 r  Q[4]_i_1/O
                         net (fo=1, routed)           0.000     9.164    p_0_in[4]
    SLICE_X43Y52         FDCE                                         r  Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  Q_reg[4]/C
                         clock pessimism              0.429    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X43Y52         FDCE (Setup_fdce_C_D)        0.029    15.344    Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  6.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  led_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  led_out_reg/Q
                         net (fo=2, routed)           0.168     1.775    led0_b_OBUF
    SLICE_X43Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.820 r  led_out_i_1/O
                         net (fo=1, routed)           0.000     1.820    led_out_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  led_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  led_out_reg/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.091     1.557    led_out_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Q_reg[15]/Q
                         net (fo=2, routed)           0.065     1.672    Q[15]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.782 r  Q_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.943    plusOp[15]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.108     2.051 r  Q[15]_i_1/O
                         net (fo=1, routed)           0.000     2.051    p_0_in[15]
    SLICE_X43Y54         FDCE                                         r  Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  Q_reg[15]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y54         FDCE (Hold_fdce_C_D)         0.092     1.558    Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  Q_reg[7]/Q
                         net (fo=2, routed)           0.065     1.673    Q[7]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.783 r  Q_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.944    plusOp[7]
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.108     2.052 r  Q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.052    p_0_in[7]
    SLICE_X43Y52         FDCE                                         r  Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  Q_reg[7]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X43Y52         FDCE (Hold_fdce_C_D)         0.092     1.559    Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.360ns (61.249%)  route 0.228ns (38.751%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.587     1.465    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  Q_reg[26]/Q
                         net (fo=2, routed)           0.065     1.671    Q[26]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.782 r  Q_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.163     1.945    plusOp[26]
    SLICE_X43Y57         LUT3 (Prop_lut3_I2_O)        0.108     2.053 r  Q[26]_i_1/O
                         net (fo=1, routed)           0.000     2.053    p_0_in[26]
    SLICE_X43Y57         FDCE                                         r  Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.857     1.982    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[26]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.092     1.557    Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.459%)  route 0.405ns (68.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  Q_reg[0]/Q
                         net (fo=3, routed)           0.405     2.013    Q[0]
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.045     2.058 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.058    p_0_in[0]
    SLICE_X43Y51         FDCE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  Q_reg[0]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.091     1.558    Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.451ns (68.790%)  route 0.205ns (31.210%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.587     1.465    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  Q_reg[26]/Q
                         net (fo=2, routed)           0.065     1.671    Q[26]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.196     1.867 r  Q_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.140     2.007    plusOp[27]
    SLICE_X43Y57         LUT3 (Prop_lut3_I2_O)        0.114     2.121 r  Q[27]_i_1/O
                         net (fo=1, routed)           0.000     2.121    p_0_in[27]
    SLICE_X43Y57         FDCE                                         r  Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.857     1.982    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Q_reg[27]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.107     1.572    Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.396ns (57.940%)  route 0.287ns (42.060%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Q_reg[15]/Q
                         net (fo=2, routed)           0.065     1.672    Q[15]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.818 r  Q_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.222     2.041    plusOp[16]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.109     2.150 r  Q[16]_i_1/O
                         net (fo=1, routed)           0.000     2.150    p_0_in[16]
    SLICE_X43Y54         FDCE                                         r  Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  Q_reg[16]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y54         FDCE (Hold_fdce_C_D)         0.107     1.573    Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.396ns (57.940%)  route 0.287ns (42.060%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  Q_reg[7]/Q
                         net (fo=2, routed)           0.065     1.673    Q[7]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.819 r  Q_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.222     2.042    plusOp[8]
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.109     2.151 r  Q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.151    p_0_in[8]
    SLICE_X43Y52         FDCE                                         r  Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  Q_reg[8]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X43Y52         FDCE (Hold_fdce_C_D)         0.107     1.574    Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.471ns (67.745%)  route 0.224ns (32.255%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  Q_reg[7]/Q
                         net (fo=2, routed)           0.065     1.673    Q[7]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.829 r  Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.829    Q_reg[8]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.895 r  Q_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.159     2.054    plusOp[11]
    SLICE_X43Y53         LUT3 (Prop_lut3_I2_O)        0.108     2.162 r  Q[11]_i_1/O
                         net (fo=1, routed)           0.000     2.162    p_0_in[11]
    SLICE_X43Y53         FDCE                                         r  Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  Q_reg[11]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y53         FDCE (Hold_fdce_C_D)         0.091     1.573    Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.495ns (70.395%)  route 0.208ns (29.605%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Q_reg[15]/Q
                         net (fo=2, routed)           0.065     1.672    Q[15]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.828 r  Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.828    Q_reg[16]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.918 r  Q_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.143     2.061    plusOp[18]
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.108     2.169 r  Q[18]_i_1/O
                         net (fo=1, routed)           0.000     2.169    p_0_in[18]
    SLICE_X43Y55         FDCE                                         r  Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  Q_reg[18]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.092     1.574    Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.595    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y51    Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y54    Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y53    Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y53    Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y54    Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y55    Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y54    Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y54    Q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y55    Q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51    Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54    Q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53    Q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53    Q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54    Q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55    Q_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54    Q_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54    Q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55    Q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55    Q_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51    Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54    Q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53    Q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53    Q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54    Q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55    Q_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54    Q_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54    Q_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55    Q_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55    Q_reg[18]/C



