// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_HH_
#define _pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_164_20_1_1.h"
#include "myproject_axi_mux_94_20_1_1.h"
#include "pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe.h"

namespace ap_rtl {

struct pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<20> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<20> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<20> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<20> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<20> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<20> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<20> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<20> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_signal< sc_lv<7> > ap_var_for_const0;


    // Module declarations
    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s);

    ~pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s();

    sc_trace_file* mVcdFile;

    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe* line_buffer_Array_V_3_0_0_U;
    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe* line_buffer_Array_V_3_1_0_U;
    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe* line_buffer_Array_V_3_0_1_U;
    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe* line_buffer_Array_V_3_1_1_U;
    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe* line_buffer_Array_V_3_0_2_U;
    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe* line_buffer_Array_V_3_1_2_U;
    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe* line_buffer_Array_V_3_0_3_U;
    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe* line_buffer_Array_V_3_1_3_U;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U19;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U20;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U21;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U22;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U23;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U24;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U25;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U26;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U27;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U28;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U29;
    myproject_axi_mux_164_20_1_1<1,1,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_164_20_1_1_U30;
    myproject_axi_mux_94_20_1_1<1,1,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_94_20_1_1_U31;
    myproject_axi_mux_94_20_1_1<1,1,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_94_20_1_1_U32;
    myproject_axi_mux_94_20_1_1<1,1,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_94_20_1_1_U33;
    myproject_axi_mux_94_20_1_1<1,1,20,20,20,20,20,20,20,20,20,4,20>* myproject_axi_mux_94_20_1_1_U34;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX_2;
    sc_signal< sc_lv<32> > sX_2;
    sc_signal< sc_lv<32> > pY_2;
    sc_signal< sc_lv<32> > sY_2;
    sc_signal< sc_lv<20> > kernel_data_V_3_4;
    sc_signal< sc_lv<20> > kernel_data_V_3_5;
    sc_signal< sc_lv<20> > kernel_data_V_3_6;
    sc_signal< sc_lv<20> > kernel_data_V_3_7;
    sc_signal< sc_lv<20> > kernel_data_V_3_16;
    sc_signal< sc_lv<20> > kernel_data_V_3_17;
    sc_signal< sc_lv<20> > kernel_data_V_3_18;
    sc_signal< sc_lv<20> > kernel_data_V_3_19;
    sc_signal< sc_lv<20> > kernel_data_V_3_28;
    sc_signal< sc_lv<20> > kernel_data_V_3_29;
    sc_signal< sc_lv<20> > kernel_data_V_3_30;
    sc_signal< sc_lv<20> > kernel_data_V_3_31;
    sc_signal< sc_lv<20> > kernel_data_V_3_8;
    sc_signal< sc_lv<20> > kernel_data_V_3_9;
    sc_signal< sc_lv<20> > kernel_data_V_3_10;
    sc_signal< sc_lv<20> > kernel_data_V_3_11;
    sc_signal< sc_lv<20> > kernel_data_V_3_20;
    sc_signal< sc_lv<20> > kernel_data_V_3_21;
    sc_signal< sc_lv<20> > kernel_data_V_3_22;
    sc_signal< sc_lv<20> > kernel_data_V_3_23;
    sc_signal< sc_lv<20> > kernel_data_V_3_32;
    sc_signal< sc_lv<20> > kernel_data_V_3_33;
    sc_signal< sc_lv<20> > kernel_data_V_3_34;
    sc_signal< sc_lv<20> > kernel_data_V_3_35;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_0_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_0_we0;
    sc_signal< sc_lv<20> > line_buffer_Array_V_3_0_0_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_1_0_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_1_0_we0;
    sc_signal< sc_lv<20> > line_buffer_Array_V_3_1_0_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_1_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_1_we0;
    sc_signal< sc_lv<20> > line_buffer_Array_V_3_0_1_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_1_1_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_1_1_we0;
    sc_signal< sc_lv<20> > line_buffer_Array_V_3_1_1_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_2_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_2_we0;
    sc_signal< sc_lv<20> > line_buffer_Array_V_3_0_2_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_1_2_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_1_2_we0;
    sc_signal< sc_lv<20> > line_buffer_Array_V_3_1_2_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_3_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_3_we0;
    sc_signal< sc_lv<20> > line_buffer_Array_V_3_0_3_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_1_3_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_1_3_we0;
    sc_signal< sc_lv<20> > line_buffer_Array_V_3_1_3_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln241_reg_2199;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > and_ln191_6_reg_2260;
    sc_signal< sc_lv<1> > and_ln191_6_reg_2260_pp0_iter4_reg;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_lv<14> > indvar_flatten_reg_214;
    sc_signal< sc_lv<1> > icmp_ln241_fu_236_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln241_reg_2199_pp0_iter1_reg;
    sc_signal< sc_lv<14> > add_ln241_fu_242_p2;
    sc_signal< sc_lv<14> > add_ln241_reg_2203;
    sc_signal< sc_lv<20> > tmp_data_0_V_3_reg_2208;
    sc_signal< sc_logic > io_acc_block_signal_op27;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter3;
    sc_signal< sc_logic > io_acc_block_signal_op318;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter4;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<20> > tmp_data_1_V_3_reg_2214;
    sc_signal< sc_lv<20> > tmp_data_2_V_3_reg_2220;
    sc_signal< sc_lv<20> > tmp_data_3_V_2_reg_2226;
    sc_signal< sc_lv<20> > DataOut_V_68_reg_2232;
    sc_signal< sc_lv<20> > DataOut_V_70_reg_2239;
    sc_signal< sc_lv<20> > DataOut_V_72_reg_2246;
    sc_signal< sc_lv<20> > DataOut_V_74_reg_2253;
    sc_signal< sc_lv<1> > and_ln191_6_fu_644_p2;
    sc_signal< sc_lv<1> > and_ln191_6_reg_2260_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln191_6_reg_2260_pp0_iter3_reg;
    sc_signal< sc_lv<17> > trunc_ln_fu_650_p4;
    sc_signal< sc_lv<17> > trunc_ln_reg_2264;
    sc_signal< sc_lv<17> > trunc_ln708_s_fu_660_p4;
    sc_signal< sc_lv<17> > trunc_ln708_s_reg_2270;
    sc_signal< sc_lv<17> > trunc_ln708_141_fu_670_p4;
    sc_signal< sc_lv<17> > trunc_ln708_141_reg_2276;
    sc_signal< sc_lv<17> > trunc_ln708_142_fu_680_p4;
    sc_signal< sc_lv<17> > trunc_ln708_142_reg_2282;
    sc_signal< sc_lv<17> > trunc_ln708_143_fu_690_p4;
    sc_signal< sc_lv<17> > trunc_ln708_143_reg_2288;
    sc_signal< sc_lv<17> > trunc_ln708_144_fu_700_p4;
    sc_signal< sc_lv<17> > trunc_ln708_144_reg_2294;
    sc_signal< sc_lv<17> > trunc_ln708_145_fu_709_p4;
    sc_signal< sc_lv<17> > trunc_ln708_145_reg_2300;
    sc_signal< sc_lv<17> > trunc_ln708_146_fu_719_p4;
    sc_signal< sc_lv<17> > trunc_ln708_146_reg_2306;
    sc_signal< sc_lv<17> > trunc_ln708_147_reg_2312;
    sc_signal< sc_lv<17> > trunc_ln708_147_reg_2312_pp0_iter2_reg;
    sc_signal< sc_lv<17> > trunc_ln708_147_reg_2312_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_738_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_2317;
    sc_signal< sc_lv<1> > icmp_ln1496_120_fu_744_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_120_reg_2323;
    sc_signal< sc_lv<1> > icmp_ln1496_122_fu_750_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_122_reg_2329;
    sc_signal< sc_lv<1> > icmp_ln1496_123_fu_756_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_123_reg_2335;
    sc_signal< sc_lv<17> > trunc_ln708_148_fu_762_p4;
    sc_signal< sc_lv<17> > trunc_ln708_148_reg_2341;
    sc_signal< sc_lv<17> > trunc_ln708_149_fu_772_p4;
    sc_signal< sc_lv<17> > trunc_ln708_149_reg_2347;
    sc_signal< sc_lv<17> > trunc_ln708_150_fu_782_p4;
    sc_signal< sc_lv<17> > trunc_ln708_150_reg_2353;
    sc_signal< sc_lv<17> > trunc_ln708_151_fu_792_p4;
    sc_signal< sc_lv<17> > trunc_ln708_151_reg_2359;
    sc_signal< sc_lv<17> > trunc_ln708_152_fu_802_p4;
    sc_signal< sc_lv<17> > trunc_ln708_152_reg_2365;
    sc_signal< sc_lv<17> > trunc_ln708_153_fu_812_p4;
    sc_signal< sc_lv<17> > trunc_ln708_153_reg_2371;
    sc_signal< sc_lv<17> > trunc_ln708_154_fu_821_p4;
    sc_signal< sc_lv<17> > trunc_ln708_154_reg_2377;
    sc_signal< sc_lv<17> > trunc_ln708_155_fu_831_p4;
    sc_signal< sc_lv<17> > trunc_ln708_155_reg_2383;
    sc_signal< sc_lv<17> > trunc_ln708_156_reg_2389;
    sc_signal< sc_lv<17> > trunc_ln708_156_reg_2389_pp0_iter2_reg;
    sc_signal< sc_lv<17> > trunc_ln708_156_reg_2389_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_850_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_reg_2394;
    sc_signal< sc_lv<1> > icmp_ln1496_127_fu_856_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_127_reg_2400;
    sc_signal< sc_lv<1> > icmp_ln1496_129_fu_862_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_129_reg_2406;
    sc_signal< sc_lv<1> > icmp_ln1496_130_fu_868_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_130_reg_2412;
    sc_signal< sc_lv<17> > trunc_ln708_157_fu_874_p4;
    sc_signal< sc_lv<17> > trunc_ln708_157_reg_2418;
    sc_signal< sc_lv<17> > trunc_ln708_158_fu_884_p4;
    sc_signal< sc_lv<17> > trunc_ln708_158_reg_2424;
    sc_signal< sc_lv<17> > trunc_ln708_159_fu_894_p4;
    sc_signal< sc_lv<17> > trunc_ln708_159_reg_2430;
    sc_signal< sc_lv<17> > trunc_ln708_160_fu_904_p4;
    sc_signal< sc_lv<17> > trunc_ln708_160_reg_2436;
    sc_signal< sc_lv<17> > trunc_ln708_161_fu_914_p4;
    sc_signal< sc_lv<17> > trunc_ln708_161_reg_2442;
    sc_signal< sc_lv<17> > trunc_ln708_162_fu_924_p4;
    sc_signal< sc_lv<17> > trunc_ln708_162_reg_2448;
    sc_signal< sc_lv<17> > trunc_ln708_163_fu_933_p4;
    sc_signal< sc_lv<17> > trunc_ln708_163_reg_2454;
    sc_signal< sc_lv<17> > trunc_ln708_164_fu_943_p4;
    sc_signal< sc_lv<17> > trunc_ln708_164_reg_2460;
    sc_signal< sc_lv<17> > trunc_ln708_165_reg_2466;
    sc_signal< sc_lv<17> > trunc_ln708_165_reg_2466_pp0_iter2_reg;
    sc_signal< sc_lv<17> > trunc_ln708_165_reg_2466_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_962_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_2_reg_2471;
    sc_signal< sc_lv<1> > icmp_ln1496_134_fu_968_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_134_reg_2477;
    sc_signal< sc_lv<1> > icmp_ln1496_136_fu_974_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_136_reg_2483;
    sc_signal< sc_lv<1> > icmp_ln1496_137_fu_980_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_137_reg_2489;
    sc_signal< sc_lv<17> > trunc_ln708_166_fu_986_p4;
    sc_signal< sc_lv<17> > trunc_ln708_166_reg_2495;
    sc_signal< sc_lv<17> > trunc_ln708_167_fu_996_p4;
    sc_signal< sc_lv<17> > trunc_ln708_167_reg_2501;
    sc_signal< sc_lv<17> > trunc_ln708_168_fu_1006_p4;
    sc_signal< sc_lv<17> > trunc_ln708_168_reg_2507;
    sc_signal< sc_lv<17> > trunc_ln708_169_fu_1016_p4;
    sc_signal< sc_lv<17> > trunc_ln708_169_reg_2513;
    sc_signal< sc_lv<17> > trunc_ln708_170_fu_1026_p4;
    sc_signal< sc_lv<17> > trunc_ln708_170_reg_2519;
    sc_signal< sc_lv<17> > trunc_ln708_171_fu_1036_p4;
    sc_signal< sc_lv<17> > trunc_ln708_171_reg_2525;
    sc_signal< sc_lv<17> > trunc_ln708_172_fu_1045_p4;
    sc_signal< sc_lv<17> > trunc_ln708_172_reg_2531;
    sc_signal< sc_lv<17> > trunc_ln708_173_fu_1055_p4;
    sc_signal< sc_lv<17> > trunc_ln708_173_reg_2537;
    sc_signal< sc_lv<17> > trunc_ln708_174_reg_2543;
    sc_signal< sc_lv<17> > trunc_ln708_174_reg_2543_pp0_iter2_reg;
    sc_signal< sc_lv<17> > trunc_ln708_174_reg_2543_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_1074_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_3_reg_2548;
    sc_signal< sc_lv<1> > icmp_ln1496_141_fu_1080_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_141_reg_2554;
    sc_signal< sc_lv<1> > icmp_ln1496_143_fu_1086_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_143_reg_2560;
    sc_signal< sc_lv<1> > icmp_ln1496_144_fu_1092_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_144_reg_2566;
    sc_signal< sc_lv<1> > icmp_ln212_fu_1098_p2;
    sc_signal< sc_lv<1> > icmp_ln212_reg_2572;
    sc_signal< sc_lv<32> > select_ln227_fu_1122_p3;
    sc_signal< sc_lv<32> > select_ln227_reg_2576;
    sc_signal< sc_lv<1> > icmp_ln216_fu_1142_p2;
    sc_signal< sc_lv<1> > icmp_ln216_reg_2581;
    sc_signal< sc_lv<32> > select_ln222_fu_1166_p3;
    sc_signal< sc_lv<32> > select_ln222_reg_2585;
    sc_signal< sc_lv<2> > select_ln65_161_fu_1206_p3;
    sc_signal< sc_lv<2> > select_ln65_161_reg_2590;
    sc_signal< sc_lv<1> > icmp_ln1496_124_fu_1224_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_124_reg_2596;
    sc_signal< sc_lv<2> > select_ln65_171_fu_1256_p3;
    sc_signal< sc_lv<2> > select_ln65_171_reg_2601;
    sc_signal< sc_lv<1> > icmp_ln1496_131_fu_1274_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_131_reg_2607;
    sc_signal< sc_lv<2> > select_ln65_181_fu_1306_p3;
    sc_signal< sc_lv<2> > select_ln65_181_reg_2612;
    sc_signal< sc_lv<1> > icmp_ln1496_138_fu_1324_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_138_reg_2618;
    sc_signal< sc_lv<2> > select_ln65_191_fu_1356_p3;
    sc_signal< sc_lv<2> > select_ln65_191_reg_2623;
    sc_signal< sc_lv<1> > icmp_ln1496_145_fu_1374_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_145_reg_2629;
    sc_signal< sc_lv<20> > pool_window_0_V_fu_1385_p1;
    sc_signal< sc_lv<20> > pool_window_0_V_reg_2634;
    sc_signal< sc_lv<20> > pool_window_0_V_reg_2634_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_1_V_fu_1388_p1;
    sc_signal< sc_lv<20> > pool_window_1_V_reg_2640;
    sc_signal< sc_lv<20> > pool_window_1_V_reg_2640_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_2_V_fu_1391_p1;
    sc_signal< sc_lv<20> > pool_window_2_V_reg_2646;
    sc_signal< sc_lv<20> > pool_window_2_V_reg_2646_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_3_V_fu_1394_p1;
    sc_signal< sc_lv<20> > pool_window_3_V_reg_2652;
    sc_signal< sc_lv<20> > pool_window_3_V_reg_2652_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_4_V_fu_1397_p1;
    sc_signal< sc_lv<20> > pool_window_4_V_reg_2658;
    sc_signal< sc_lv<20> > pool_window_4_V_reg_2658_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_5_V_fu_1400_p1;
    sc_signal< sc_lv<20> > pool_window_5_V_reg_2664;
    sc_signal< sc_lv<20> > pool_window_5_V_reg_2664_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_6_V_fu_1403_p1;
    sc_signal< sc_lv<20> > pool_window_6_V_reg_2670;
    sc_signal< sc_lv<20> > pool_window_6_V_reg_2670_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_7_V_fu_1406_p1;
    sc_signal< sc_lv<20> > pool_window_7_V_reg_2676;
    sc_signal< sc_lv<20> > pool_window_7_V_reg_2676_pp0_iter3_reg;
    sc_signal< sc_lv<20> > phi_ln_fu_1412_p18;
    sc_signal< sc_lv<20> > phi_ln_reg_2690;
    sc_signal< sc_lv<3> > select_ln65_166_fu_1464_p3;
    sc_signal< sc_lv<3> > select_ln65_166_reg_2695;
    sc_signal< sc_lv<20> > phi_ln65_s_fu_1475_p18;
    sc_signal< sc_lv<20> > phi_ln65_s_reg_2700;
    sc_signal< sc_lv<20> > pool_window_0_V_15_fu_1513_p1;
    sc_signal< sc_lv<20> > pool_window_0_V_15_reg_2705;
    sc_signal< sc_lv<20> > pool_window_0_V_15_reg_2705_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_1_V_15_fu_1516_p1;
    sc_signal< sc_lv<20> > pool_window_1_V_15_reg_2711;
    sc_signal< sc_lv<20> > pool_window_1_V_15_reg_2711_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_2_V_15_fu_1519_p1;
    sc_signal< sc_lv<20> > pool_window_2_V_15_reg_2717;
    sc_signal< sc_lv<20> > pool_window_2_V_15_reg_2717_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_3_V_15_fu_1522_p1;
    sc_signal< sc_lv<20> > pool_window_3_V_15_reg_2723;
    sc_signal< sc_lv<20> > pool_window_3_V_15_reg_2723_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_4_V_15_fu_1525_p1;
    sc_signal< sc_lv<20> > pool_window_4_V_15_reg_2729;
    sc_signal< sc_lv<20> > pool_window_4_V_15_reg_2729_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_5_V_15_fu_1528_p1;
    sc_signal< sc_lv<20> > pool_window_5_V_15_reg_2735;
    sc_signal< sc_lv<20> > pool_window_5_V_15_reg_2735_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_6_V_15_fu_1531_p1;
    sc_signal< sc_lv<20> > pool_window_6_V_15_reg_2741;
    sc_signal< sc_lv<20> > pool_window_6_V_15_reg_2741_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_7_V_15_fu_1534_p1;
    sc_signal< sc_lv<20> > pool_window_7_V_15_reg_2747;
    sc_signal< sc_lv<20> > pool_window_7_V_15_reg_2747_pp0_iter3_reg;
    sc_signal< sc_lv<20> > phi_ln65_46_fu_1540_p18;
    sc_signal< sc_lv<20> > phi_ln65_46_reg_2761;
    sc_signal< sc_lv<3> > select_ln65_176_fu_1592_p3;
    sc_signal< sc_lv<3> > select_ln65_176_reg_2766;
    sc_signal< sc_lv<20> > phi_ln65_47_fu_1603_p18;
    sc_signal< sc_lv<20> > phi_ln65_47_reg_2771;
    sc_signal< sc_lv<20> > pool_window_0_V_16_fu_1641_p1;
    sc_signal< sc_lv<20> > pool_window_0_V_16_reg_2776;
    sc_signal< sc_lv<20> > pool_window_0_V_16_reg_2776_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_1_V_16_fu_1644_p1;
    sc_signal< sc_lv<20> > pool_window_1_V_16_reg_2782;
    sc_signal< sc_lv<20> > pool_window_1_V_16_reg_2782_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_2_V_16_fu_1647_p1;
    sc_signal< sc_lv<20> > pool_window_2_V_16_reg_2788;
    sc_signal< sc_lv<20> > pool_window_2_V_16_reg_2788_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_3_V_16_fu_1650_p1;
    sc_signal< sc_lv<20> > pool_window_3_V_16_reg_2794;
    sc_signal< sc_lv<20> > pool_window_3_V_16_reg_2794_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_4_V_16_fu_1653_p1;
    sc_signal< sc_lv<20> > pool_window_4_V_16_reg_2800;
    sc_signal< sc_lv<20> > pool_window_4_V_16_reg_2800_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_5_V_16_fu_1656_p1;
    sc_signal< sc_lv<20> > pool_window_5_V_16_reg_2806;
    sc_signal< sc_lv<20> > pool_window_5_V_16_reg_2806_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_6_V_16_fu_1659_p1;
    sc_signal< sc_lv<20> > pool_window_6_V_16_reg_2812;
    sc_signal< sc_lv<20> > pool_window_6_V_16_reg_2812_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_7_V_16_fu_1662_p1;
    sc_signal< sc_lv<20> > pool_window_7_V_16_reg_2818;
    sc_signal< sc_lv<20> > pool_window_7_V_16_reg_2818_pp0_iter3_reg;
    sc_signal< sc_lv<20> > phi_ln65_49_fu_1668_p18;
    sc_signal< sc_lv<20> > phi_ln65_49_reg_2832;
    sc_signal< sc_lv<3> > select_ln65_186_fu_1720_p3;
    sc_signal< sc_lv<3> > select_ln65_186_reg_2837;
    sc_signal< sc_lv<20> > phi_ln65_50_fu_1731_p18;
    sc_signal< sc_lv<20> > phi_ln65_50_reg_2842;
    sc_signal< sc_lv<20> > pool_window_0_V_17_fu_1769_p1;
    sc_signal< sc_lv<20> > pool_window_0_V_17_reg_2847;
    sc_signal< sc_lv<20> > pool_window_0_V_17_reg_2847_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_1_V_17_fu_1772_p1;
    sc_signal< sc_lv<20> > pool_window_1_V_17_reg_2853;
    sc_signal< sc_lv<20> > pool_window_1_V_17_reg_2853_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_2_V_17_fu_1775_p1;
    sc_signal< sc_lv<20> > pool_window_2_V_17_reg_2859;
    sc_signal< sc_lv<20> > pool_window_2_V_17_reg_2859_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_3_V_17_fu_1778_p1;
    sc_signal< sc_lv<20> > pool_window_3_V_17_reg_2865;
    sc_signal< sc_lv<20> > pool_window_3_V_17_reg_2865_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_4_V_17_fu_1781_p1;
    sc_signal< sc_lv<20> > pool_window_4_V_17_reg_2871;
    sc_signal< sc_lv<20> > pool_window_4_V_17_reg_2871_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_5_V_17_fu_1784_p1;
    sc_signal< sc_lv<20> > pool_window_5_V_17_reg_2877;
    sc_signal< sc_lv<20> > pool_window_5_V_17_reg_2877_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_6_V_17_fu_1787_p1;
    sc_signal< sc_lv<20> > pool_window_6_V_17_reg_2883;
    sc_signal< sc_lv<20> > pool_window_6_V_17_reg_2883_pp0_iter3_reg;
    sc_signal< sc_lv<20> > pool_window_7_V_17_fu_1790_p1;
    sc_signal< sc_lv<20> > pool_window_7_V_17_reg_2889;
    sc_signal< sc_lv<20> > pool_window_7_V_17_reg_2889_pp0_iter3_reg;
    sc_signal< sc_lv<20> > phi_ln65_52_fu_1796_p18;
    sc_signal< sc_lv<20> > phi_ln65_52_reg_2903;
    sc_signal< sc_lv<3> > select_ln65_196_fu_1848_p3;
    sc_signal< sc_lv<3> > select_ln65_196_reg_2908;
    sc_signal< sc_lv<20> > phi_ln65_53_fu_1859_p18;
    sc_signal< sc_lv<20> > phi_ln65_53_reg_2913;
    sc_signal< sc_lv<3> > select_ln65_167_fu_1910_p3;
    sc_signal< sc_lv<3> > select_ln65_167_reg_2918;
    sc_signal< sc_lv<3> > select_ln65_177_fu_1924_p3;
    sc_signal< sc_lv<3> > select_ln65_177_reg_2923;
    sc_signal< sc_lv<3> > select_ln65_187_fu_1938_p3;
    sc_signal< sc_lv<3> > select_ln65_187_reg_2928;
    sc_signal< sc_lv<3> > select_ln65_197_fu_1952_p3;
    sc_signal< sc_lv<3> > select_ln65_197_reg_2933;
    sc_signal< sc_lv<4> > zext_ln65_48_fu_1959_p1;
    sc_signal< sc_lv<4> > zext_ln65_48_reg_2938;
    sc_signal< sc_lv<20> > phi_ln65_45_fu_1962_p18;
    sc_signal< sc_lv<20> > phi_ln65_45_reg_2943;
    sc_signal< sc_lv<4> > zext_ln65_51_fu_1984_p1;
    sc_signal< sc_lv<4> > zext_ln65_51_reg_2948;
    sc_signal< sc_lv<20> > phi_ln65_48_fu_1987_p18;
    sc_signal< sc_lv<20> > phi_ln65_48_reg_2953;
    sc_signal< sc_lv<4> > zext_ln65_54_fu_2009_p1;
    sc_signal< sc_lv<4> > zext_ln65_54_reg_2958;
    sc_signal< sc_lv<20> > phi_ln65_51_fu_2012_p18;
    sc_signal< sc_lv<20> > phi_ln65_51_reg_2963;
    sc_signal< sc_lv<4> > zext_ln65_57_fu_2034_p1;
    sc_signal< sc_lv<4> > zext_ln65_57_reg_2968;
    sc_signal< sc_lv<20> > phi_ln65_54_fu_2037_p18;
    sc_signal< sc_lv<20> > phi_ln65_54_reg_2973;
    sc_signal< sc_lv<20> > pool_window_8_V_fu_2059_p1;
    sc_signal< sc_lv<20> > pool_window_8_V_reg_2978;
    sc_signal< sc_lv<4> > select_ln40_fu_2067_p3;
    sc_signal< sc_lv<4> > select_ln40_reg_2983;
    sc_signal< sc_lv<20> > pool_window_8_V_15_fu_2074_p1;
    sc_signal< sc_lv<20> > pool_window_8_V_15_reg_2988;
    sc_signal< sc_lv<4> > select_ln40_15_fu_2082_p3;
    sc_signal< sc_lv<4> > select_ln40_15_reg_2993;
    sc_signal< sc_lv<20> > pool_window_8_V_16_fu_2089_p1;
    sc_signal< sc_lv<20> > pool_window_8_V_16_reg_2998;
    sc_signal< sc_lv<4> > select_ln40_16_fu_2097_p3;
    sc_signal< sc_lv<4> > select_ln40_16_reg_3003;
    sc_signal< sc_lv<20> > pool_window_8_V_17_fu_2104_p1;
    sc_signal< sc_lv<20> > pool_window_8_V_17_reg_3008;
    sc_signal< sc_lv<4> > select_ln40_17_fu_2112_p3;
    sc_signal< sc_lv<4> > select_ln40_17_reg_3013;
    sc_signal< sc_lv<20> > tmp_16_fu_2119_p11;
    sc_signal< sc_lv<20> > tmp_16_reg_3018;
    sc_signal< sc_lv<20> > tmp_17_fu_2133_p11;
    sc_signal< sc_lv<20> > tmp_17_reg_3023;
    sc_signal< sc_lv<20> > tmp_19_fu_2147_p11;
    sc_signal< sc_lv<20> > tmp_19_reg_3028;
    sc_signal< sc_lv<20> > tmp_20_fu_2161_p11;
    sc_signal< sc_lv<20> > tmp_20_reg_3033;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten_phi_fu_218_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_225;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_225;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_i_i_reg_225;
    sc_signal< sc_lv<32> > add_ln225_fu_1104_p2;
    sc_signal< sc_lv<32> > add_ln220_fu_1148_p2;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_2_load;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<31> > tmp_fu_596_p4;
    sc_signal< sc_lv<31> > tmp_18_fu_616_p4;
    sc_signal< sc_lv<1> > icmp_ln191_fu_576_p2;
    sc_signal< sc_lv<1> > icmp_ln191_7_fu_586_p2;
    sc_signal< sc_lv<1> > icmp_ln191_8_fu_606_p2;
    sc_signal< sc_lv<1> > icmp_ln191_9_fu_626_p2;
    sc_signal< sc_lv<1> > and_ln191_5_fu_638_p2;
    sc_signal< sc_lv<1> > and_ln191_fu_632_p2;
    sc_signal< sc_lv<32> > add_ln227_fu_1116_p2;
    sc_signal< sc_lv<32> > add_ln222_fu_1160_p2;
    sc_signal< sc_lv<17> > select_ln65_fu_1183_p3;
    sc_signal< sc_lv<17> > select_ln65_160_fu_1195_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_121_fu_1200_p2;
    sc_signal< sc_lv<2> > select_ln65_159_fu_1188_p3;
    sc_signal< sc_lv<2> > zext_ln65_fu_1180_p1;
    sc_signal< sc_lv<17> > select_ln65_163_fu_1214_p3;
    sc_signal< sc_lv<17> > select_ln65_165_fu_1219_p3;
    sc_signal< sc_lv<17> > select_ln65_168_fu_1233_p3;
    sc_signal< sc_lv<17> > select_ln65_170_fu_1245_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_128_fu_1250_p2;
    sc_signal< sc_lv<2> > select_ln65_169_fu_1238_p3;
    sc_signal< sc_lv<2> > zext_ln65_49_fu_1230_p1;
    sc_signal< sc_lv<17> > select_ln65_173_fu_1264_p3;
    sc_signal< sc_lv<17> > select_ln65_175_fu_1269_p3;
    sc_signal< sc_lv<17> > select_ln65_178_fu_1283_p3;
    sc_signal< sc_lv<17> > select_ln65_180_fu_1295_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_135_fu_1300_p2;
    sc_signal< sc_lv<2> > select_ln65_179_fu_1288_p3;
    sc_signal< sc_lv<2> > zext_ln65_52_fu_1280_p1;
    sc_signal< sc_lv<17> > select_ln65_183_fu_1314_p3;
    sc_signal< sc_lv<17> > select_ln65_185_fu_1319_p3;
    sc_signal< sc_lv<17> > select_ln65_188_fu_1333_p3;
    sc_signal< sc_lv<17> > select_ln65_190_fu_1345_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_142_fu_1350_p2;
    sc_signal< sc_lv<2> > select_ln65_189_fu_1338_p3;
    sc_signal< sc_lv<2> > zext_ln65_55_fu_1330_p1;
    sc_signal< sc_lv<17> > select_ln65_193_fu_1364_p3;
    sc_signal< sc_lv<17> > select_ln65_195_fu_1369_p3;
    sc_signal< sc_lv<20> > phi_ln_fu_1412_p1;
    sc_signal< sc_lv<20> > phi_ln_fu_1412_p2;
    sc_signal< sc_lv<20> > phi_ln_fu_1412_p3;
    sc_signal< sc_lv<4> > phi_ln_fu_1412_p17;
    sc_signal< sc_lv<3> > select_ln65_164_fu_1457_p3;
    sc_signal< sc_lv<3> > select_ln65_162_fu_1450_p3;
    sc_signal< sc_lv<20> > phi_ln65_s_fu_1475_p5;
    sc_signal< sc_lv<20> > phi_ln65_s_fu_1475_p6;
    sc_signal< sc_lv<20> > phi_ln65_s_fu_1475_p7;
    sc_signal< sc_lv<4> > phi_ln65_s_fu_1475_p17;
    sc_signal< sc_lv<20> > phi_ln65_46_fu_1540_p1;
    sc_signal< sc_lv<20> > phi_ln65_46_fu_1540_p2;
    sc_signal< sc_lv<20> > phi_ln65_46_fu_1540_p3;
    sc_signal< sc_lv<4> > phi_ln65_46_fu_1540_p17;
    sc_signal< sc_lv<3> > select_ln65_174_fu_1585_p3;
    sc_signal< sc_lv<3> > select_ln65_172_fu_1578_p3;
    sc_signal< sc_lv<20> > phi_ln65_47_fu_1603_p5;
    sc_signal< sc_lv<20> > phi_ln65_47_fu_1603_p6;
    sc_signal< sc_lv<20> > phi_ln65_47_fu_1603_p7;
    sc_signal< sc_lv<4> > phi_ln65_47_fu_1603_p17;
    sc_signal< sc_lv<20> > phi_ln65_49_fu_1668_p1;
    sc_signal< sc_lv<20> > phi_ln65_49_fu_1668_p2;
    sc_signal< sc_lv<20> > phi_ln65_49_fu_1668_p3;
    sc_signal< sc_lv<4> > phi_ln65_49_fu_1668_p17;
    sc_signal< sc_lv<3> > select_ln65_184_fu_1713_p3;
    sc_signal< sc_lv<3> > select_ln65_182_fu_1706_p3;
    sc_signal< sc_lv<20> > phi_ln65_50_fu_1731_p5;
    sc_signal< sc_lv<20> > phi_ln65_50_fu_1731_p6;
    sc_signal< sc_lv<20> > phi_ln65_50_fu_1731_p7;
    sc_signal< sc_lv<4> > phi_ln65_50_fu_1731_p17;
    sc_signal< sc_lv<20> > phi_ln65_52_fu_1796_p1;
    sc_signal< sc_lv<20> > phi_ln65_52_fu_1796_p2;
    sc_signal< sc_lv<20> > phi_ln65_52_fu_1796_p3;
    sc_signal< sc_lv<4> > phi_ln65_52_fu_1796_p17;
    sc_signal< sc_lv<3> > select_ln65_194_fu_1841_p3;
    sc_signal< sc_lv<3> > select_ln65_192_fu_1834_p3;
    sc_signal< sc_lv<20> > phi_ln65_53_fu_1859_p5;
    sc_signal< sc_lv<20> > phi_ln65_53_fu_1859_p6;
    sc_signal< sc_lv<20> > phi_ln65_53_fu_1859_p7;
    sc_signal< sc_lv<4> > phi_ln65_53_fu_1859_p17;
    sc_signal< sc_lv<1> > icmp_ln1496_125_fu_1906_p2;
    sc_signal< sc_lv<3> > zext_ln65_47_fu_1903_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_132_fu_1920_p2;
    sc_signal< sc_lv<3> > zext_ln65_50_fu_1917_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_139_fu_1934_p2;
    sc_signal< sc_lv<3> > zext_ln65_53_fu_1931_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_146_fu_1948_p2;
    sc_signal< sc_lv<3> > zext_ln65_56_fu_1945_p1;
    sc_signal< sc_lv<4> > phi_ln65_45_fu_1962_p17;
    sc_signal< sc_lv<4> > phi_ln65_48_fu_1987_p17;
    sc_signal< sc_lv<4> > phi_ln65_51_fu_2012_p17;
    sc_signal< sc_lv<4> > phi_ln65_54_fu_2037_p17;
    sc_signal< sc_lv<1> > icmp_ln1496_126_fu_2062_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_133_fu_2077_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_140_fu_2092_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_147_fu_2107_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_680;
    sc_signal< bool > ap_condition_675;
    sc_signal< bool > ap_condition_662;
    sc_signal< bool > ap_condition_1828;
    sc_signal< bool > ap_condition_401;
    sc_signal< bool > ap_condition_1833;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state12;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<7> ap_const_lv7_7D;
    static const sc_lv<14> ap_const_lv14_3E04;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_7D;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<20> ap_const_lv20_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln220_fu_1148_p2();
    void thread_add_ln222_fu_1160_p2();
    void thread_add_ln225_fu_1104_p2();
    void thread_add_ln227_fu_1116_p2();
    void thread_add_ln241_fu_242_p2();
    void thread_and_ln191_5_fu_638_p2();
    void thread_and_ln191_6_fu_644_p2();
    void thread_and_ln191_fu_632_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter4();
    void thread_ap_block_state11_pp0_stage1_iter4();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage1_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state9_pp0_stage1_iter3();
    void thread_ap_condition_1828();
    void thread_ap_condition_1833();
    void thread_ap_condition_401();
    void thread_ap_condition_662();
    void thread_ap_condition_675();
    void thread_ap_condition_680();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_218_p4();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_225();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_sY_2_load();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_icmp_ln1496_120_fu_744_p2();
    void thread_icmp_ln1496_121_fu_1200_p2();
    void thread_icmp_ln1496_122_fu_750_p2();
    void thread_icmp_ln1496_123_fu_756_p2();
    void thread_icmp_ln1496_124_fu_1224_p2();
    void thread_icmp_ln1496_125_fu_1906_p2();
    void thread_icmp_ln1496_126_fu_2062_p2();
    void thread_icmp_ln1496_127_fu_856_p2();
    void thread_icmp_ln1496_128_fu_1250_p2();
    void thread_icmp_ln1496_129_fu_862_p2();
    void thread_icmp_ln1496_130_fu_868_p2();
    void thread_icmp_ln1496_131_fu_1274_p2();
    void thread_icmp_ln1496_132_fu_1920_p2();
    void thread_icmp_ln1496_133_fu_2077_p2();
    void thread_icmp_ln1496_134_fu_968_p2();
    void thread_icmp_ln1496_135_fu_1300_p2();
    void thread_icmp_ln1496_136_fu_974_p2();
    void thread_icmp_ln1496_137_fu_980_p2();
    void thread_icmp_ln1496_138_fu_1324_p2();
    void thread_icmp_ln1496_139_fu_1934_p2();
    void thread_icmp_ln1496_140_fu_2092_p2();
    void thread_icmp_ln1496_141_fu_1080_p2();
    void thread_icmp_ln1496_142_fu_1350_p2();
    void thread_icmp_ln1496_143_fu_1086_p2();
    void thread_icmp_ln1496_144_fu_1092_p2();
    void thread_icmp_ln1496_145_fu_1374_p2();
    void thread_icmp_ln1496_146_fu_1948_p2();
    void thread_icmp_ln1496_147_fu_2107_p2();
    void thread_icmp_ln1496_1_fu_850_p2();
    void thread_icmp_ln1496_2_fu_962_p2();
    void thread_icmp_ln1496_3_fu_1074_p2();
    void thread_icmp_ln1496_fu_738_p2();
    void thread_icmp_ln191_7_fu_586_p2();
    void thread_icmp_ln191_8_fu_606_p2();
    void thread_icmp_ln191_9_fu_626_p2();
    void thread_icmp_ln191_fu_576_p2();
    void thread_icmp_ln212_fu_1098_p2();
    void thread_icmp_ln216_fu_1142_p2();
    void thread_icmp_ln241_fu_236_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op27();
    void thread_io_acc_block_signal_op318();
    void thread_line_buffer_Array_V_3_0_0_ce0();
    void thread_line_buffer_Array_V_3_0_0_we0();
    void thread_line_buffer_Array_V_3_0_1_ce0();
    void thread_line_buffer_Array_V_3_0_1_we0();
    void thread_line_buffer_Array_V_3_0_2_ce0();
    void thread_line_buffer_Array_V_3_0_2_we0();
    void thread_line_buffer_Array_V_3_0_3_ce0();
    void thread_line_buffer_Array_V_3_0_3_we0();
    void thread_line_buffer_Array_V_3_1_0_ce0();
    void thread_line_buffer_Array_V_3_1_0_we0();
    void thread_line_buffer_Array_V_3_1_1_ce0();
    void thread_line_buffer_Array_V_3_1_1_we0();
    void thread_line_buffer_Array_V_3_1_2_ce0();
    void thread_line_buffer_Array_V_3_1_2_we0();
    void thread_line_buffer_Array_V_3_1_3_ce0();
    void thread_line_buffer_Array_V_3_1_3_we0();
    void thread_phi_ln65_45_fu_1962_p17();
    void thread_phi_ln65_46_fu_1540_p1();
    void thread_phi_ln65_46_fu_1540_p17();
    void thread_phi_ln65_46_fu_1540_p2();
    void thread_phi_ln65_46_fu_1540_p3();
    void thread_phi_ln65_47_fu_1603_p17();
    void thread_phi_ln65_47_fu_1603_p5();
    void thread_phi_ln65_47_fu_1603_p6();
    void thread_phi_ln65_47_fu_1603_p7();
    void thread_phi_ln65_48_fu_1987_p17();
    void thread_phi_ln65_49_fu_1668_p1();
    void thread_phi_ln65_49_fu_1668_p17();
    void thread_phi_ln65_49_fu_1668_p2();
    void thread_phi_ln65_49_fu_1668_p3();
    void thread_phi_ln65_50_fu_1731_p17();
    void thread_phi_ln65_50_fu_1731_p5();
    void thread_phi_ln65_50_fu_1731_p6();
    void thread_phi_ln65_50_fu_1731_p7();
    void thread_phi_ln65_51_fu_2012_p17();
    void thread_phi_ln65_52_fu_1796_p1();
    void thread_phi_ln65_52_fu_1796_p17();
    void thread_phi_ln65_52_fu_1796_p2();
    void thread_phi_ln65_52_fu_1796_p3();
    void thread_phi_ln65_53_fu_1859_p17();
    void thread_phi_ln65_53_fu_1859_p5();
    void thread_phi_ln65_53_fu_1859_p6();
    void thread_phi_ln65_53_fu_1859_p7();
    void thread_phi_ln65_54_fu_2037_p17();
    void thread_phi_ln65_s_fu_1475_p17();
    void thread_phi_ln65_s_fu_1475_p5();
    void thread_phi_ln65_s_fu_1475_p6();
    void thread_phi_ln65_s_fu_1475_p7();
    void thread_phi_ln_fu_1412_p1();
    void thread_phi_ln_fu_1412_p17();
    void thread_phi_ln_fu_1412_p2();
    void thread_phi_ln_fu_1412_p3();
    void thread_pool_window_0_V_15_fu_1513_p1();
    void thread_pool_window_0_V_16_fu_1641_p1();
    void thread_pool_window_0_V_17_fu_1769_p1();
    void thread_pool_window_0_V_fu_1385_p1();
    void thread_pool_window_1_V_15_fu_1516_p1();
    void thread_pool_window_1_V_16_fu_1644_p1();
    void thread_pool_window_1_V_17_fu_1772_p1();
    void thread_pool_window_1_V_fu_1388_p1();
    void thread_pool_window_2_V_15_fu_1519_p1();
    void thread_pool_window_2_V_16_fu_1647_p1();
    void thread_pool_window_2_V_17_fu_1775_p1();
    void thread_pool_window_2_V_fu_1391_p1();
    void thread_pool_window_3_V_15_fu_1522_p1();
    void thread_pool_window_3_V_16_fu_1650_p1();
    void thread_pool_window_3_V_17_fu_1778_p1();
    void thread_pool_window_3_V_fu_1394_p1();
    void thread_pool_window_4_V_15_fu_1525_p1();
    void thread_pool_window_4_V_16_fu_1653_p1();
    void thread_pool_window_4_V_17_fu_1781_p1();
    void thread_pool_window_4_V_fu_1397_p1();
    void thread_pool_window_5_V_15_fu_1528_p1();
    void thread_pool_window_5_V_16_fu_1656_p1();
    void thread_pool_window_5_V_17_fu_1784_p1();
    void thread_pool_window_5_V_fu_1400_p1();
    void thread_pool_window_6_V_15_fu_1531_p1();
    void thread_pool_window_6_V_16_fu_1659_p1();
    void thread_pool_window_6_V_17_fu_1787_p1();
    void thread_pool_window_6_V_fu_1403_p1();
    void thread_pool_window_7_V_15_fu_1534_p1();
    void thread_pool_window_7_V_16_fu_1662_p1();
    void thread_pool_window_7_V_17_fu_1790_p1();
    void thread_pool_window_7_V_fu_1406_p1();
    void thread_pool_window_8_V_15_fu_2074_p1();
    void thread_pool_window_8_V_16_fu_2089_p1();
    void thread_pool_window_8_V_17_fu_2104_p1();
    void thread_pool_window_8_V_fu_2059_p1();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_select_ln222_fu_1166_p3();
    void thread_select_ln227_fu_1122_p3();
    void thread_select_ln40_15_fu_2082_p3();
    void thread_select_ln40_16_fu_2097_p3();
    void thread_select_ln40_17_fu_2112_p3();
    void thread_select_ln40_fu_2067_p3();
    void thread_select_ln65_159_fu_1188_p3();
    void thread_select_ln65_160_fu_1195_p3();
    void thread_select_ln65_161_fu_1206_p3();
    void thread_select_ln65_162_fu_1450_p3();
    void thread_select_ln65_163_fu_1214_p3();
    void thread_select_ln65_164_fu_1457_p3();
    void thread_select_ln65_165_fu_1219_p3();
    void thread_select_ln65_166_fu_1464_p3();
    void thread_select_ln65_167_fu_1910_p3();
    void thread_select_ln65_168_fu_1233_p3();
    void thread_select_ln65_169_fu_1238_p3();
    void thread_select_ln65_170_fu_1245_p3();
    void thread_select_ln65_171_fu_1256_p3();
    void thread_select_ln65_172_fu_1578_p3();
    void thread_select_ln65_173_fu_1264_p3();
    void thread_select_ln65_174_fu_1585_p3();
    void thread_select_ln65_175_fu_1269_p3();
    void thread_select_ln65_176_fu_1592_p3();
    void thread_select_ln65_177_fu_1924_p3();
    void thread_select_ln65_178_fu_1283_p3();
    void thread_select_ln65_179_fu_1288_p3();
    void thread_select_ln65_180_fu_1295_p3();
    void thread_select_ln65_181_fu_1306_p3();
    void thread_select_ln65_182_fu_1706_p3();
    void thread_select_ln65_183_fu_1314_p3();
    void thread_select_ln65_184_fu_1713_p3();
    void thread_select_ln65_185_fu_1319_p3();
    void thread_select_ln65_186_fu_1720_p3();
    void thread_select_ln65_187_fu_1938_p3();
    void thread_select_ln65_188_fu_1333_p3();
    void thread_select_ln65_189_fu_1338_p3();
    void thread_select_ln65_190_fu_1345_p3();
    void thread_select_ln65_191_fu_1356_p3();
    void thread_select_ln65_192_fu_1834_p3();
    void thread_select_ln65_193_fu_1364_p3();
    void thread_select_ln65_194_fu_1841_p3();
    void thread_select_ln65_195_fu_1369_p3();
    void thread_select_ln65_196_fu_1848_p3();
    void thread_select_ln65_197_fu_1952_p3();
    void thread_select_ln65_fu_1183_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_18_fu_616_p4();
    void thread_tmp_fu_596_p4();
    void thread_trunc_ln708_141_fu_670_p4();
    void thread_trunc_ln708_142_fu_680_p4();
    void thread_trunc_ln708_143_fu_690_p4();
    void thread_trunc_ln708_144_fu_700_p4();
    void thread_trunc_ln708_145_fu_709_p4();
    void thread_trunc_ln708_146_fu_719_p4();
    void thread_trunc_ln708_148_fu_762_p4();
    void thread_trunc_ln708_149_fu_772_p4();
    void thread_trunc_ln708_150_fu_782_p4();
    void thread_trunc_ln708_151_fu_792_p4();
    void thread_trunc_ln708_152_fu_802_p4();
    void thread_trunc_ln708_153_fu_812_p4();
    void thread_trunc_ln708_154_fu_821_p4();
    void thread_trunc_ln708_155_fu_831_p4();
    void thread_trunc_ln708_157_fu_874_p4();
    void thread_trunc_ln708_158_fu_884_p4();
    void thread_trunc_ln708_159_fu_894_p4();
    void thread_trunc_ln708_160_fu_904_p4();
    void thread_trunc_ln708_161_fu_914_p4();
    void thread_trunc_ln708_162_fu_924_p4();
    void thread_trunc_ln708_163_fu_933_p4();
    void thread_trunc_ln708_164_fu_943_p4();
    void thread_trunc_ln708_166_fu_986_p4();
    void thread_trunc_ln708_167_fu_996_p4();
    void thread_trunc_ln708_168_fu_1006_p4();
    void thread_trunc_ln708_169_fu_1016_p4();
    void thread_trunc_ln708_170_fu_1026_p4();
    void thread_trunc_ln708_171_fu_1036_p4();
    void thread_trunc_ln708_172_fu_1045_p4();
    void thread_trunc_ln708_173_fu_1055_p4();
    void thread_trunc_ln708_s_fu_660_p4();
    void thread_trunc_ln_fu_650_p4();
    void thread_zext_ln65_47_fu_1903_p1();
    void thread_zext_ln65_48_fu_1959_p1();
    void thread_zext_ln65_49_fu_1230_p1();
    void thread_zext_ln65_50_fu_1917_p1();
    void thread_zext_ln65_51_fu_1984_p1();
    void thread_zext_ln65_52_fu_1280_p1();
    void thread_zext_ln65_53_fu_1931_p1();
    void thread_zext_ln65_54_fu_2009_p1();
    void thread_zext_ln65_55_fu_1330_p1();
    void thread_zext_ln65_56_fu_1945_p1();
    void thread_zext_ln65_57_fu_2034_p1();
    void thread_zext_ln65_fu_1180_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
