// Seed: 4138932028
module module_0 (
    output wand id_0,
    input tri id_1,
    output uwire id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    input supply1 id_6
);
  assign id_5 = id_6;
  wire id_8;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  wand  id_6#(.id_15(1'h0)),
    output wire  id_7,
    input  tri0  id_8,
    output tri   id_9,
    output wire  id_10,
    output tri   id_11,
    output tri0  id_12,
    output uwire id_13
);
  wire id_16;
  xor (id_13, id_0, id_16, id_17, id_6, id_5, id_3, id_15, id_4, id_2, id_1);
  tri0 id_17 = id_2;
  module_0(
      id_13, id_5, id_13, id_5, id_1, id_13, id_8
  );
endmodule
