0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1729248324,verilog,,C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.gen/sources_1/ip/ila_0/sim/ila_0.v,,clk_wiz_0,,uvm,../../../../try_receiver_1.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1729248323,verilog,,C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../try_receiver_1.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.gen/sources_1/ip/ila_0/sim/ila_0.v,1729248221,verilog,,C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.gen/sources_1/ip/vio_0/sim/vio_0.v,,ila_0,,uvm,../../../../try_receiver_1.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.gen/sources_1/ip/vio_0/sim/vio_0.v,1729248000,verilog,,,,vio_0,,uvm,../../../../try_receiver_1.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/Rtop_controller.sv,1729192317,systemVerilog,,,,top_controller,,uvm,../../../../try_receiver_1.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/seven_segment_drive.sv,1729192841,systemVerilog,,C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/uart_rx_complete.sv,,seven_seg_drive,,uvm,../../../../try_receiver_1.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/uart_rx_complete.sv,1729192822,systemVerilog,,C:/Users/Dell/fpga/uart/uart_proj/try_receiver_1/try_receiver_1.srcs/sources_1/imports/receiver/Rtop_controller.sv,,uart_rx,,uvm,../../../../try_receiver_1.gen/sources_1/ip/clk_wiz_0,,,,,
