    ori r29 r0 5040
    ori r30 r0 13704
    sw r0 r0 10240
    flui f0 0
    addi r1 r0 10244
    addi r2 r0 10244
    sw r1 r0 10284
    sw r1 r0 10280
    sw r1 r0 10276
    sw r1 r0 10272
    sw r0 r0 10268
    sw r1 r0 10264
    sw r1 r0 10260
    sw r0 r0 10256
    sw r0 r0 10252
    sw r0 r0 10248
    sw r0 r0 10244
    mv r1 r2
    sw r1 r0 10524
    sw r1 r0 10520
    sw r1 r0 10516
    sw r1 r0 10512
    sw r1 r0 10508
    sw r1 r0 10504
    sw r1 r0 10500
    sw r1 r0 10496
    sw r1 r0 10492
    sw r1 r0 10488
    sw r1 r0 10484
    sw r1 r0 10480
    sw r1 r0 10476
    sw r1 r0 10472
    sw r1 r0 10468
    sw r1 r0 10464
    sw r1 r0 10460
    sw r1 r0 10456
    sw r1 r0 10452
    sw r1 r0 10448
    sw r1 r0 10444
    sw r1 r0 10440
    sw r1 r0 10436
    sw r1 r0 10432
    sw r1 r0 10428
    sw r1 r0 10424
    sw r1 r0 10420
    sw r1 r0 10416
    sw r1 r0 10412
    sw r1 r0 10408
    sw r1 r0 10404
    sw r1 r0 10400
    sw r1 r0 10396
    sw r1 r0 10392
    sw r1 r0 10388
    sw r1 r0 10384
    sw r1 r0 10380
    sw r1 r0 10376
    sw r1 r0 10372
    sw r1 r0 10368
    sw r1 r0 10364
    sw r1 r0 10360
    sw r1 r0 10356
    sw r1 r0 10352
    sw r1 r0 10348
    sw r1 r0 10344
    sw r1 r0 10340
    sw r1 r0 10336
    sw r1 r0 10332
    sw r1 r0 10328
    sw r1 r0 10324
    sw r1 r0 10320
    sw r1 r0 10316
    sw r1 r0 10312
    sw r1 r0 10308
    sw r1 r0 10304
    sw r1 r0 10300
    sw r1 r0 10296
    sw r1 r0 10292
    sw r1 r0 10288
    flui f0 0
    swcZ f0 r0 10536
    swcZ f0 r0 10532
    swcZ f0 r0 10528
    flui f0 0
    swcZ f0 r0 10548
    swcZ f0 r0 10544
    swcZ f0 r0 10540
    flui f0 0
    swcZ f0 r0 10560
    swcZ f0 r0 10556
    swcZ f0 r0 10552
    flui f0 17279
    swcZ f0 r0 10564
    addi r1 r0 -1
    sw r1 r0 10568
    addi r1 r0 10568
    sw r1 r0 10768
    sw r1 r0 10764
    sw r1 r0 10760
    sw r1 r0 10756
    sw r1 r0 10752
    sw r1 r0 10748
    sw r1 r0 10744
    sw r1 r0 10740
    sw r1 r0 10736
    sw r1 r0 10732
    sw r1 r0 10728
    sw r1 r0 10724
    sw r1 r0 10720
    sw r1 r0 10716
    sw r1 r0 10712
    sw r1 r0 10708
    sw r1 r0 10704
    sw r1 r0 10700
    sw r1 r0 10696
    sw r1 r0 10692
    sw r1 r0 10688
    sw r1 r0 10684
    sw r1 r0 10680
    sw r1 r0 10676
    sw r1 r0 10672
    sw r1 r0 10668
    sw r1 r0 10664
    sw r1 r0 10660
    sw r1 r0 10656
    sw r1 r0 10652
    sw r1 r0 10648
    sw r1 r0 10644
    sw r1 r0 10640
    sw r1 r0 10636
    sw r1 r0 10632
    sw r1 r0 10628
    sw r1 r0 10624
    sw r1 r0 10620
    sw r1 r0 10616
    sw r1 r0 10612
    sw r1 r0 10608
    sw r1 r0 10604
    sw r1 r0 10600
    sw r1 r0 10596
    sw r1 r0 10592
    sw r1 r0 10588
    sw r1 r0 10584
    sw r1 r0 10580
    sw r1 r0 10576
    sw r1 r0 10572
    lw r1 r0 10572
    sw r1 r0 10772
    addi r1 r0 10772
    sw r1 r0 10776
    flui f0 0
    swcZ f0 r0 10780
    sw r0 r0 10784
    flui f0 20078
    fori f0 f0 27432
    swcZ f0 r0 10788
    flui f0 0
    swcZ f0 r0 10800
    swcZ f0 r0 10796
    swcZ f0 r0 10792
    sw r0 r0 10804
    flui f0 0
    swcZ f0 r0 10816
    swcZ f0 r0 10812
    swcZ f0 r0 10808
    flui f0 0
    swcZ f0 r0 10828
    swcZ f0 r0 10824
    swcZ f0 r0 10820
    flui f0 0
    swcZ f0 r0 10840
    swcZ f0 r0 10836
    swcZ f0 r0 10832
    flui f0 0
    swcZ f0 r0 10852
    swcZ f0 r0 10848
    swcZ f0 r0 10844
    sw r0 r0 10860
    sw r0 r0 10856
    sw r0 r0 10868
    sw r0 r0 10864
    flui f0 0
    swcZ f0 r0 10872
    flui f0 0
    swcZ f0 r0 10884
    swcZ f0 r0 10880
    swcZ f0 r0 10876
    flui f0 0
    swcZ f0 r0 10896
    swcZ f0 r0 10892
    swcZ f0 r0 10888
    flui f0 0
    swcZ f0 r0 10908
    swcZ f0 r0 10904
    swcZ f0 r0 10900
    flui f0 0
    swcZ f0 r0 10920
    swcZ f0 r0 10916
    swcZ f0 r0 10912
    flui f0 0
    swcZ f0 r0 10932
    swcZ f0 r0 10928
    swcZ f0 r0 10924
    flui f0 0
    swcZ f0 r0 10944
    swcZ f0 r0 10940
    swcZ f0 r0 10936
    flui f0 0
    addi r1 r0 10948
    addi r2 r0 10948
    addi r3 r0 10948
    sw r2 r0 10952
    sw r1 r0 10948
    mv r1 r3
    addi r1 r0 10956
    sw r1 r0 10972
    sw r1 r0 10968
    sw r1 r0 10964
    sw r1 r0 10960
    sw r1 r0 10956
    flui f0 0
    addi r1 r0 10976
    flui f0 0
    swcZ f0 r0 10984
    swcZ f0 r0 10980
    swcZ f0 r0 10976
    addi r2 r0 10976
    sw r1 r0 11224
    sw r1 r0 11220
    sw r1 r0 11216
    sw r1 r0 11212
    sw r1 r0 11208
    sw r1 r0 11204
    sw r1 r0 11200
    sw r1 r0 11196
    sw r1 r0 11192
    sw r1 r0 11188
    sw r1 r0 11184
    sw r1 r0 11180
    sw r1 r0 11176
    sw r1 r0 11172
    sw r1 r0 11168
    sw r1 r0 11164
    sw r1 r0 11160
    sw r1 r0 11156
    sw r1 r0 11152
    sw r1 r0 11148
    sw r1 r0 11144
    sw r1 r0 11140
    sw r1 r0 11136
    sw r1 r0 11132
    sw r1 r0 11128
    sw r1 r0 11124
    sw r1 r0 11120
    sw r1 r0 11116
    sw r1 r0 11112
    sw r1 r0 11108
    sw r1 r0 11104
    sw r1 r0 11100
    sw r1 r0 11096
    sw r1 r0 11092
    sw r1 r0 11088
    sw r1 r0 11084
    sw r1 r0 11080
    sw r1 r0 11076
    sw r1 r0 11072
    sw r1 r0 11068
    sw r1 r0 11064
    sw r1 r0 11060
    sw r1 r0 11056
    sw r1 r0 11052
    sw r1 r0 11048
    sw r1 r0 11044
    sw r1 r0 11040
    sw r1 r0 11036
    sw r1 r0 11032
    sw r1 r0 11028
    sw r1 r0 11024
    sw r1 r0 11020
    sw r1 r0 11016
    sw r1 r0 11012
    sw r1 r0 11008
    sw r1 r0 11004
    sw r1 r0 11000
    sw r1 r0 10996
    sw r1 r0 10992
    sw r1 r0 10988
    addi r1 r0 10988
    addi r3 r0 11228
    sw r1 r0 11232
    sw r2 r0 11228
    mv r1 r3
    flui f0 0
    addi r2 r0 11236
    addi r3 r0 11236
    addi r4 r0 11236
    sw r3 r0 11240
    sw r2 r0 11236
    mv r2 r4
    flui f0 0
    addi r3 r0 11244
    swcZ f0 r0 11252
    sw r2 r0 11248
    sw r0 r0 11244
    mv r2 r3
    sw r2 r0 11972
    sw r2 r0 11968
    sw r2 r0 11964
    sw r2 r0 11960
    sw r2 r0 11956
    sw r2 r0 11952
    sw r2 r0 11948
    sw r2 r0 11944
    sw r2 r0 11940
    sw r2 r0 11936
    sw r2 r0 11932
    sw r2 r0 11928
    sw r2 r0 11924
    sw r2 r0 11920
    sw r2 r0 11916
    sw r2 r0 11912
    sw r2 r0 11908
    sw r2 r0 11904
    sw r2 r0 11900
    sw r2 r0 11896
    sw r2 r0 11892
    sw r2 r0 11888
    sw r2 r0 11884
    sw r2 r0 11880
    sw r2 r0 11876
    sw r2 r0 11872
    sw r2 r0 11868
    sw r2 r0 11864
    sw r2 r0 11860
    sw r2 r0 11856
    sw r2 r0 11852
    sw r2 r0 11848
    sw r2 r0 11844
    sw r2 r0 11840
    sw r2 r0 11836
    sw r2 r0 11832
    sw r2 r0 11828
    sw r2 r0 11824
    sw r2 r0 11820
    sw r2 r0 11816
    sw r2 r0 11812
    sw r2 r0 11808
    sw r2 r0 11804
    sw r2 r0 11800
    sw r2 r0 11796
    sw r2 r0 11792
    sw r2 r0 11788
    sw r2 r0 11784
    sw r2 r0 11780
    sw r2 r0 11776
    sw r2 r0 11772
    sw r2 r0 11768
    sw r2 r0 11764
    sw r2 r0 11760
    sw r2 r0 11756
    sw r2 r0 11752
    sw r2 r0 11748
    sw r2 r0 11744
    sw r2 r0 11740
    sw r2 r0 11736
    sw r2 r0 11732
    sw r2 r0 11728
    sw r2 r0 11724
    sw r2 r0 11720
    sw r2 r0 11716
    sw r2 r0 11712
    sw r2 r0 11708
    sw r2 r0 11704
    sw r2 r0 11700
    sw r2 r0 11696
    sw r2 r0 11692
    sw r2 r0 11688
    sw r2 r0 11684
    sw r2 r0 11680
    sw r2 r0 11676
    sw r2 r0 11672
    sw r2 r0 11668
    sw r2 r0 11664
    sw r2 r0 11660
    sw r2 r0 11656
    sw r2 r0 11652
    sw r2 r0 11648
    sw r2 r0 11644
    sw r2 r0 11640
    sw r2 r0 11636
    sw r2 r0 11632
    sw r2 r0 11628
    sw r2 r0 11624
    sw r2 r0 11620
    sw r2 r0 11616
    sw r2 r0 11612
    sw r2 r0 11608
    sw r2 r0 11604
    sw r2 r0 11600
    sw r2 r0 11596
    sw r2 r0 11592
    sw r2 r0 11588
    sw r2 r0 11584
    sw r2 r0 11580
    sw r2 r0 11576
    sw r2 r0 11572
    sw r2 r0 11568
    sw r2 r0 11564
    sw r2 r0 11560
    sw r2 r0 11556
    sw r2 r0 11552
    sw r2 r0 11548
    sw r2 r0 11544
    sw r2 r0 11540
    sw r2 r0 11536
    sw r2 r0 11532
    sw r2 r0 11528
    sw r2 r0 11524
    sw r2 r0 11520
    sw r2 r0 11516
    sw r2 r0 11512
    sw r2 r0 11508
    sw r2 r0 11504
    sw r2 r0 11500
    sw r2 r0 11496
    sw r2 r0 11492
    sw r2 r0 11488
    sw r2 r0 11484
    sw r2 r0 11480
    sw r2 r0 11476
    sw r2 r0 11472
    sw r2 r0 11468
    sw r2 r0 11464
    sw r2 r0 11460
    sw r2 r0 11456
    sw r2 r0 11452
    sw r2 r0 11448
    sw r2 r0 11444
    sw r2 r0 11440
    sw r2 r0 11436
    sw r2 r0 11432
    sw r2 r0 11428
    sw r2 r0 11424
    sw r2 r0 11420
    sw r2 r0 11416
    sw r2 r0 11412
    sw r2 r0 11408
    sw r2 r0 11404
    sw r2 r0 11400
    sw r2 r0 11396
    sw r2 r0 11392
    sw r2 r0 11388
    sw r2 r0 11384
    sw r2 r0 11380
    sw r2 r0 11376
    sw r2 r0 11372
    sw r2 r0 11368
    sw r2 r0 11364
    sw r2 r0 11360
    sw r2 r0 11356
    sw r2 r0 11352
    sw r2 r0 11348
    sw r2 r0 11344
    sw r2 r0 11340
    sw r2 r0 11336
    sw r2 r0 11332
    sw r2 r0 11328
    sw r2 r0 11324
    sw r2 r0 11320
    sw r2 r0 11316
    sw r2 r0 11312
    sw r2 r0 11308
    sw r2 r0 11304
    sw r2 r0 11300
    sw r2 r0 11296
    sw r2 r0 11292
    sw r2 r0 11288
    sw r2 r0 11284
    sw r2 r0 11280
    sw r2 r0 11276
    sw r2 r0 11272
    sw r2 r0 11268
    sw r2 r0 11264
    sw r2 r0 11260
    sw r2 r0 11256
    sw r0 r0 11976
    addi r2 r0 1
    addi r3 r0 1
    sw r2 r0 10856
    sw r3 r0 10860
    sw r0 r0 10864
    sw r0 r0 10868
    flui f0 17152
    itof f1 r2
    finv_init f2 f1
    flui f3 16384
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r0 10872
    lw r2 r0 10856
    flui f0 0
    swcZ f0 r0 11988
    swcZ f0 r0 11984
    swcZ f0 r0 11980
    addi r3 r0 11980
    flui f0 0
    swcZ f0 r0 12000
    swcZ f0 r0 11996
    swcZ f0 r0 11992
    addi r4 r0 11992
    sw r4 r0 12020
    sw r4 r0 12016
    sw r4 r0 12012
    sw r4 r0 12008
    sw r4 r0 12004
    addi r4 r0 12004
    flui f0 0
    swcZ f0 r0 12032
    swcZ f0 r0 12028
    swcZ f0 r0 12024
    addi r5 r0 12024
    sw r5 r0 12008
    flui f0 0
    swcZ f0 r0 12044
    swcZ f0 r0 12040
    swcZ f0 r0 12036
    addi r5 r0 12036
    sw r5 r0 12012
    flui f0 0
    swcZ f0 r0 12056
    swcZ f0 r0 12052
    swcZ f0 r0 12048
    addi r5 r0 12048
    sw r5 r0 12016
    flui f0 0
    swcZ f0 r0 12068
    swcZ f0 r0 12064
    swcZ f0 r0 12060
    addi r5 r0 12060
    sw r5 r0 12020
    sw r0 r0 12088
    sw r0 r0 12084
    sw r0 r0 12080
    sw r0 r0 12076
    sw r0 r0 12072
    addi r5 r0 12072
    sw r0 r0 12108
    sw r0 r0 12104
    sw r0 r0 12100
    sw r0 r0 12096
    sw r0 r0 12092
    addi r6 r0 12092
    flui f0 0
    swcZ f0 r0 12120
    swcZ f0 r0 12116
    swcZ f0 r0 12112
    addi r7 r0 12112
    sw r7 r0 12140
    sw r7 r0 12136
    sw r7 r0 12132
    sw r7 r0 12128
    sw r7 r0 12124
    addi r7 r0 12124
    flui f0 0
    swcZ f0 r0 12152
    swcZ f0 r0 12148
    swcZ f0 r0 12144
    addi r8 r0 12144
    sw r8 r0 12128
    flui f0 0
    swcZ f0 r0 12164
    swcZ f0 r0 12160
    swcZ f0 r0 12156
    addi r8 r0 12156
    sw r8 r0 12132
    flui f0 0
    swcZ f0 r0 12176
    swcZ f0 r0 12172
    swcZ f0 r0 12168
    addi r8 r0 12168
    sw r8 r0 12136
    flui f0 0
    swcZ f0 r0 12188
    swcZ f0 r0 12184
    swcZ f0 r0 12180
    addi r8 r0 12180
    sw r8 r0 12140
    flui f0 0
    swcZ f0 r0 12200
    swcZ f0 r0 12196
    swcZ f0 r0 12192
    addi r8 r0 12192
    sw r8 r0 12220
    sw r8 r0 12216
    sw r8 r0 12212
    sw r8 r0 12208
    sw r8 r0 12204
    addi r8 r0 12204
    flui f0 0
    swcZ f0 r0 12232
    swcZ f0 r0 12228
    swcZ f0 r0 12224
    addi r9 r0 12224
    sw r9 r0 12208
    flui f0 0
    swcZ f0 r0 12244
    swcZ f0 r0 12240
    swcZ f0 r0 12236
    addi r9 r0 12236
    sw r9 r0 12212
    flui f0 0
    swcZ f0 r0 12256
    swcZ f0 r0 12252
    swcZ f0 r0 12248
    addi r9 r0 12248
    sw r9 r0 12216
    flui f0 0
    swcZ f0 r0 12268
    swcZ f0 r0 12264
    swcZ f0 r0 12260
    addi r9 r0 12260
    sw r9 r0 12220
    sw r0 r0 12272
    addi r9 r0 12272
    flui f0 0
    swcZ f0 r0 12284
    swcZ f0 r0 12280
    swcZ f0 r0 12276
    addi r10 r0 12276
    sw r10 r0 12304
    sw r10 r0 12300
    sw r10 r0 12296
    sw r10 r0 12292
    sw r10 r0 12288
    addi r10 r0 12288
    flui f0 0
    swcZ f0 r0 12316
    swcZ f0 r0 12312
    swcZ f0 r0 12308
    addi r11 r0 12308
    sw r11 r0 12292
    flui f0 0
    swcZ f0 r0 12328
    swcZ f0 r0 12324
    swcZ f0 r0 12320
    addi r11 r0 12320
    sw r11 r0 12296
    flui f0 0
    swcZ f0 r0 12340
    swcZ f0 r0 12336
    swcZ f0 r0 12332
    addi r11 r0 12332
    sw r11 r0 12300
    flui f0 0
    swcZ f0 r0 12352
    swcZ f0 r0 12348
    swcZ f0 r0 12344
    addi r11 r0 12344
    sw r11 r0 12304
    addi r11 r0 12356
    sw r10 r0 12384
    sw r9 r0 12380
    sw r8 r0 12376
    sw r7 r0 12372
    sw r6 r0 12368
    sw r5 r0 12364
    sw r4 r0 12360
    sw r3 r0 12356
    mv r3 r11
    mv r28 r2
    mv r2 r30
arrayloop.37162:
    bne r28 r0 arraycont.37163
    j arrayexit.37164
arraycont.37163:
    sw r3 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.37162
arrayexit.37164:
    lw r3 r0 10856
    subi r3 r3 2
    slt r4 r3 r0
    sw r1 r29 0
    beq r4 r0 if_else.37165
    mv r1 r2
    j if_cont.37166
if_else.37165:
    sw r2 r29 4
    sw r3 r29 8
    sw r31 r29 12
    addi r29 r29 16
    jal create_pixel.5516
    subi r29 r29 16
    lw r31 r29 12
    lw r2 r29 8
    sll r3 r2 2
    lw r4 r29 4
    add r28 r4 r3
    sw r1 r28 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 12
    addi r29 r29 16
    jal init_line_elements.5538
    subi r29 r29 16
    lw r31 r29 12
if_cont.37166:
    lw r2 r0 10856
    flui f0 0
    swcZ f0 r0 12396
    swcZ f0 r0 12392
    swcZ f0 r0 12388
    addi r3 r0 12388
    flui f0 0
    swcZ f0 r0 12408
    swcZ f0 r0 12404
    swcZ f0 r0 12400
    addi r4 r0 12400
    sw r4 r0 12428
    sw r4 r0 12424
    sw r4 r0 12420
    sw r4 r0 12416
    sw r4 r0 12412
    addi r4 r0 12412
    flui f0 0
    swcZ f0 r0 12440
    swcZ f0 r0 12436
    swcZ f0 r0 12432
    addi r5 r0 12432
    sw r5 r0 12416
    flui f0 0
    swcZ f0 r0 12452
    swcZ f0 r0 12448
    swcZ f0 r0 12444
    addi r5 r0 12444
    sw r5 r0 12420
    flui f0 0
    swcZ f0 r0 12464
    swcZ f0 r0 12460
    swcZ f0 r0 12456
    addi r5 r0 12456
    sw r5 r0 12424
    flui f0 0
    swcZ f0 r0 12476
    swcZ f0 r0 12472
    swcZ f0 r0 12468
    addi r5 r0 12468
    sw r5 r0 12428
    sw r0 r0 12496
    sw r0 r0 12492
    sw r0 r0 12488
    sw r0 r0 12484
    sw r0 r0 12480
    addi r5 r0 12480
    sw r0 r0 12516
    sw r0 r0 12512
    sw r0 r0 12508
    sw r0 r0 12504
    sw r0 r0 12500
    addi r6 r0 12500
    flui f0 0
    swcZ f0 r0 12528
    swcZ f0 r0 12524
    swcZ f0 r0 12520
    addi r7 r0 12520
    sw r7 r0 12548
    sw r7 r0 12544
    sw r7 r0 12540
    sw r7 r0 12536
    sw r7 r0 12532
    addi r7 r0 12532
    flui f0 0
    swcZ f0 r0 12560
    swcZ f0 r0 12556
    swcZ f0 r0 12552
    addi r8 r0 12552
    sw r8 r0 12536
    flui f0 0
    swcZ f0 r0 12572
    swcZ f0 r0 12568
    swcZ f0 r0 12564
    addi r8 r0 12564
    sw r8 r0 12540
    flui f0 0
    swcZ f0 r0 12584
    swcZ f0 r0 12580
    swcZ f0 r0 12576
    addi r8 r0 12576
    sw r8 r0 12544
    flui f0 0
    swcZ f0 r0 12596
    swcZ f0 r0 12592
    swcZ f0 r0 12588
    addi r8 r0 12588
    sw r8 r0 12548
    flui f0 0
    swcZ f0 r0 12608
    swcZ f0 r0 12604
    swcZ f0 r0 12600
    addi r8 r0 12600
    sw r8 r0 12628
    sw r8 r0 12624
    sw r8 r0 12620
    sw r8 r0 12616
    sw r8 r0 12612
    addi r8 r0 12612
    flui f0 0
    swcZ f0 r0 12640
    swcZ f0 r0 12636
    swcZ f0 r0 12632
    addi r9 r0 12632
    sw r9 r0 12616
    flui f0 0
    swcZ f0 r0 12652
    swcZ f0 r0 12648
    swcZ f0 r0 12644
    addi r9 r0 12644
    sw r9 r0 12620
    flui f0 0
    swcZ f0 r0 12664
    swcZ f0 r0 12660
    swcZ f0 r0 12656
    addi r9 r0 12656
    sw r9 r0 12624
    flui f0 0
    swcZ f0 r0 12676
    swcZ f0 r0 12672
    swcZ f0 r0 12668
    addi r9 r0 12668
    sw r9 r0 12628
    sw r0 r0 12680
    addi r9 r0 12680
    flui f0 0
    swcZ f0 r0 12692
    swcZ f0 r0 12688
    swcZ f0 r0 12684
    addi r10 r0 12684
    sw r10 r0 12712
    sw r10 r0 12708
    sw r10 r0 12704
    sw r10 r0 12700
    sw r10 r0 12696
    addi r10 r0 12696
    flui f0 0
    swcZ f0 r0 12724
    swcZ f0 r0 12720
    swcZ f0 r0 12716
    addi r11 r0 12716
    sw r11 r0 12700
    flui f0 0
    swcZ f0 r0 12736
    swcZ f0 r0 12732
    swcZ f0 r0 12728
    addi r11 r0 12728
    sw r11 r0 12704
    flui f0 0
    swcZ f0 r0 12748
    swcZ f0 r0 12744
    swcZ f0 r0 12740
    addi r11 r0 12740
    sw r11 r0 12708
    flui f0 0
    swcZ f0 r0 12760
    swcZ f0 r0 12756
    swcZ f0 r0 12752
    addi r11 r0 12752
    sw r11 r0 12712
    addi r11 r0 12764
    sw r10 r0 12792
    sw r9 r0 12788
    sw r8 r0 12784
    sw r7 r0 12780
    sw r6 r0 12776
    sw r5 r0 12772
    sw r4 r0 12768
    sw r3 r0 12764
    mv r3 r11
    mv r28 r2
    mv r2 r30
arrayloop.37167:
    bne r28 r0 arraycont.37168
    j arrayexit.37169
arraycont.37168:
    sw r3 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.37167
arrayexit.37169:
    lw r3 r0 10856
    subi r3 r3 2
    slt r4 r3 r0
    sw r1 r29 12
    beq r4 r0 if_else.37170
    mv r1 r2
    j if_cont.37171
if_else.37170:
    sw r2 r29 16
    sw r3 r29 20
    sw r31 r29 24
    addi r29 r29 28
    jal create_pixel.5516
    subi r29 r29 28
    lw r31 r29 24
    lw r2 r29 20
    sll r3 r2 2
    lw r4 r29 16
    add r28 r4 r3
    sw r1 r28 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 24
    addi r29 r29 28
    jal init_line_elements.5538
    subi r29 r29 28
    lw r31 r29 24
if_cont.37171:
    lw r2 r0 10856
    flui f0 0
    swcZ f0 r0 12804
    swcZ f0 r0 12800
    swcZ f0 r0 12796
    addi r3 r0 12796
    flui f0 0
    swcZ f0 r0 12816
    swcZ f0 r0 12812
    swcZ f0 r0 12808
    addi r4 r0 12808
    sw r4 r0 12836
    sw r4 r0 12832
    sw r4 r0 12828
    sw r4 r0 12824
    sw r4 r0 12820
    addi r4 r0 12820
    flui f0 0
    swcZ f0 r0 12848
    swcZ f0 r0 12844
    swcZ f0 r0 12840
    addi r5 r0 12840
    sw r5 r0 12824
    flui f0 0
    swcZ f0 r0 12860
    swcZ f0 r0 12856
    swcZ f0 r0 12852
    addi r5 r0 12852
    sw r5 r0 12828
    flui f0 0
    swcZ f0 r0 12872
    swcZ f0 r0 12868
    swcZ f0 r0 12864
    addi r5 r0 12864
    sw r5 r0 12832
    flui f0 0
    swcZ f0 r0 12884
    swcZ f0 r0 12880
    swcZ f0 r0 12876
    addi r5 r0 12876
    sw r5 r0 12836
    sw r0 r0 12904
    sw r0 r0 12900
    sw r0 r0 12896
    sw r0 r0 12892
    sw r0 r0 12888
    addi r5 r0 12888
    sw r0 r0 12924
    sw r0 r0 12920
    sw r0 r0 12916
    sw r0 r0 12912
    sw r0 r0 12908
    addi r6 r0 12908
    flui f0 0
    swcZ f0 r0 12936
    swcZ f0 r0 12932
    swcZ f0 r0 12928
    addi r7 r0 12928
    sw r7 r0 12956
    sw r7 r0 12952
    sw r7 r0 12948
    sw r7 r0 12944
    sw r7 r0 12940
    addi r7 r0 12940
    flui f0 0
    swcZ f0 r0 12968
    swcZ f0 r0 12964
    swcZ f0 r0 12960
    addi r8 r0 12960
    sw r8 r0 12944
    flui f0 0
    swcZ f0 r0 12980
    swcZ f0 r0 12976
    swcZ f0 r0 12972
    addi r8 r0 12972
    sw r8 r0 12948
    flui f0 0
    swcZ f0 r0 12992
    swcZ f0 r0 12988
    swcZ f0 r0 12984
    addi r8 r0 12984
    sw r8 r0 12952
    flui f0 0
    swcZ f0 r0 13004
    swcZ f0 r0 13000
    swcZ f0 r0 12996
    addi r8 r0 12996
    sw r8 r0 12956
    flui f0 0
    swcZ f0 r0 13016
    swcZ f0 r0 13012
    swcZ f0 r0 13008
    addi r8 r0 13008
    sw r8 r0 13036
    sw r8 r0 13032
    sw r8 r0 13028
    sw r8 r0 13024
    sw r8 r0 13020
    addi r8 r0 13020
    flui f0 0
    swcZ f0 r0 13048
    swcZ f0 r0 13044
    swcZ f0 r0 13040
    addi r9 r0 13040
    sw r9 r0 13024
    flui f0 0
    swcZ f0 r0 13060
    swcZ f0 r0 13056
    swcZ f0 r0 13052
    addi r9 r0 13052
    sw r9 r0 13028
    flui f0 0
    swcZ f0 r0 13072
    swcZ f0 r0 13068
    swcZ f0 r0 13064
    addi r9 r0 13064
    sw r9 r0 13032
    flui f0 0
    swcZ f0 r0 13084
    swcZ f0 r0 13080
    swcZ f0 r0 13076
    addi r9 r0 13076
    sw r9 r0 13036
    sw r0 r0 13088
    addi r9 r0 13088
    flui f0 0
    swcZ f0 r0 13100
    swcZ f0 r0 13096
    swcZ f0 r0 13092
    addi r10 r0 13092
    sw r10 r0 13120
    sw r10 r0 13116
    sw r10 r0 13112
    sw r10 r0 13108
    sw r10 r0 13104
    addi r10 r0 13104
    flui f0 0
    swcZ f0 r0 13132
    swcZ f0 r0 13128
    swcZ f0 r0 13124
    addi r11 r0 13124
    sw r11 r0 13108
    flui f0 0
    swcZ f0 r0 13144
    swcZ f0 r0 13140
    swcZ f0 r0 13136
    addi r11 r0 13136
    sw r11 r0 13112
    flui f0 0
    swcZ f0 r0 13156
    swcZ f0 r0 13152
    swcZ f0 r0 13148
    addi r11 r0 13148
    sw r11 r0 13116
    flui f0 0
    swcZ f0 r0 13168
    swcZ f0 r0 13164
    swcZ f0 r0 13160
    addi r11 r0 13160
    sw r11 r0 13120
    addi r11 r0 13172
    sw r10 r0 13200
    sw r9 r0 13196
    sw r8 r0 13192
    sw r7 r0 13188
    sw r6 r0 13184
    sw r5 r0 13180
    sw r4 r0 13176
    sw r3 r0 13172
    mv r3 r11
    mv r28 r2
    mv r2 r30
arrayloop.37172:
    bne r28 r0 arraycont.37173
    j arrayexit.37174
arraycont.37173:
    sw r3 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.37172
arrayexit.37174:
    lw r3 r0 10856
    subi r3 r3 2
    slt r4 r3 r0
    sw r1 r29 24
    beq r4 r0 if_else.37175
    mv r1 r2
    j if_cont.37176
if_else.37175:
    sw r2 r29 28
    sw r3 r29 32
    sw r31 r29 36
    addi r29 r29 40
    jal create_pixel.5516
    subi r29 r29 40
    lw r31 r29 36
    lw r2 r29 32
    sll r3 r2 2
    lw r4 r29 28
    add r28 r4 r3
    sw r1 r28 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 36
    addi r29 r29 40
    jal init_line_elements.5538
    subi r29 r29 40
    lw r31 r29 36
if_cont.37176:
    inflt f0
    swcZ f0 r0 10528
    inflt f0
    swcZ f0 r0 10532
    inflt f0
    swcZ f0 r0 10536
    inflt f0
    flui f1 15502
    fori f1 f1 -1483
    fmul f0 f0 f1
    flui f1 16201
    fori f1 f1 4059
    flui f2 16329
    fori f2 f2 4059
    flui f3 16457
    fori f3 f3 4059
    flui f4 16585
    fori f4 f4 4059
    flui f5 15906
    fori f5 f5 -1661
    fmul f5 f0 f5
    ftoi r2 f5
    itof f5 r2
    fmul f4 f4 f5
    fsub f4 f0 f4
    flui f5 0
    fclt f5 f4
    bc1f fless_else.37177
    j fless_cont.37178
fless_else.37177:
    fneg f4 f4
fless_cont.37178:
    fclt f3 f4
    bc1f fless_else.37179
    addi r2 r0 -1
    j fless_cont.37180
fless_else.37179:
    addi r2 r0 1
fless_cont.37180:
    fclt f3 f4
    bc1f fless_else.37181
    fsub f4 f4 f3
    j fless_cont.37182
fless_else.37181:
fless_cont.37182:
    fclt f2 f4
    bc1f fless_else.37183
    sub r2 r0 r2
    j fless_cont.37184
fless_else.37183:
fless_cont.37184:
    fclt f2 f4
    bc1f fless_else.37185
    fsub f3 f3 f4
    j fless_cont.37186
fless_else.37185:
    fmv f3 f4
fless_cont.37186:
    fclt f3 f1
    bc1f fless_else.37187
    fmul f1 f3 f3
    fmul f2 f1 f1
    fmul f3 f2 f1
    flui f4 16256
    flui f5 16128
    fmul f1 f5 f1
    fsub f1 f4 f1
    flui f4 15658
    fori f4 f4 -22647
    fmul f2 f4 f2
    fadd f1 f1 f2
    flui f2 15027
    fori f2 f2 -32506
    fmul f2 f2 f3
    fsub f1 f1 f2
    j fless_cont.37188
fless_else.37187:
    fsub f1 f2 f3
    fmul f2 f1 f1
    fmul f3 f2 f1
    fmul f4 f3 f2
    fmul f2 f4 f2
    flui f5 15914
    fori f5 f5 -21844
    fmul f3 f5 f3
    fsub f1 f1 f3
    flui f3 15368
    fori f3 f3 -31130
    fmul f3 f3 f4
    fadd f1 f1 f3
    flui f3 14669
    fori f3 f3 25782
    fmul f2 f3 f2
    fsub f1 f1 f2
fless_cont.37188:
    addi r3 r0 -1
    slt r28 r2 r3
    slt r2 r3 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37189
    fneg f1 f1
    j if_cont.37190
if_else.37189:
if_cont.37190:
    flui f2 16201
    fori f2 f2 4059
    flui f3 16329
    fori f3 f3 4059
    flui f4 16457
    fori f4 f4 4059
    flui f5 16585
    fori f5 f5 4059
    flui f6 15906
    fori f6 f6 -1661
    fmul f6 f0 f6
    ftoi r2 f6
    itof f6 r2
    fmul f6 f5 f6
    fsub f0 f0 f6
    flui f6 0
    fclt f6 f0
    bc1f fless_else.37191
    j fless_cont.37192
fless_else.37191:
    fadd f0 f0 f5
fless_cont.37192:
    fclt f4 f0
    bc1f fless_else.37193
    mv r2 r0
    j fless_cont.37194
fless_else.37193:
    addi r2 r0 1
fless_cont.37194:
    fclt f4 f0
    bc1f fless_else.37195
    fsub f0 f0 f4
    j fless_cont.37196
fless_else.37195:
fless_cont.37196:
    fclt f3 f0
    bc1f fless_else.37197
    fsub f0 f4 f0
    j fless_cont.37198
fless_else.37197:
fless_cont.37198:
    fclt f2 f0
    bc1f fless_else.37199
    fsub f0 f3 f0
    fmul f0 f0 f0
    fmul f2 f0 f0
    fmul f3 f2 f0
    flui f4 16256
    flui f5 16128
    fmul f0 f5 f0
    fsub f0 f4 f0
    flui f4 15658
    fori f4 f4 -22647
    fmul f2 f4 f2
    fadd f0 f0 f2
    flui f2 15027
    fori f2 f2 -32506
    fmul f2 f2 f3
    fsub f0 f0 f2
    j fless_cont.37200
fless_else.37199:
    fmul f2 f0 f0
    fmul f3 f2 f0
    fmul f4 f3 f2
    fmul f2 f4 f2
    flui f5 15914
    fori f5 f5 -21844
    fmul f3 f5 f3
    fsub f0 f0 f3
    flui f3 15368
    fori f3 f3 -31130
    fmul f3 f3 f4
    fadd f0 f0 f3
    flui f3 14669
    fori f3 f3 25782
    fmul f2 f3 f2
    fsub f0 f0 f2
fless_cont.37200:
    beq r2 r0 if_else.37201
    j if_cont.37202
if_else.37201:
    fneg f0 f0
if_cont.37202:
    inflt f2
    flui f3 15502
    fori f3 f3 -1483
    fmul f2 f2 f3
    flui f3 16201
    fori f3 f3 4059
    flui f4 16329
    fori f4 f4 4059
    flui f5 16457
    fori f5 f5 4059
    flui f6 16585
    fori f6 f6 4059
    flui f7 15906
    fori f7 f7 -1661
    fmul f7 f2 f7
    ftoi r2 f7
    itof f7 r2
    fmul f6 f6 f7
    fsub f6 f2 f6
    flui f7 0
    fclt f7 f6
    bc1f fless_else.37203
    j fless_cont.37204
fless_else.37203:
    fneg f6 f6
fless_cont.37204:
    fclt f5 f6
    bc1f fless_else.37205
    addi r2 r0 -1
    j fless_cont.37206
fless_else.37205:
    addi r2 r0 1
fless_cont.37206:
    fclt f5 f6
    bc1f fless_else.37207
    fsub f6 f6 f5
    j fless_cont.37208
fless_else.37207:
fless_cont.37208:
    fclt f4 f6
    bc1f fless_else.37209
    sub r2 r0 r2
    j fless_cont.37210
fless_else.37209:
fless_cont.37210:
    fclt f4 f6
    bc1f fless_else.37211
    fsub f5 f5 f6
    j fless_cont.37212
fless_else.37211:
    fmv f5 f6
fless_cont.37212:
    fclt f5 f3
    bc1f fless_else.37213
    fmul f3 f5 f5
    fmul f4 f3 f3
    fmul f5 f4 f3
    flui f6 16256
    flui f7 16128
    fmul f3 f7 f3
    fsub f3 f6 f3
    flui f6 15658
    fori f6 f6 -22647
    fmul f4 f6 f4
    fadd f3 f3 f4
    flui f4 15027
    fori f4 f4 -32506
    fmul f4 f4 f5
    fsub f3 f3 f4
    j fless_cont.37214
fless_else.37213:
    fsub f3 f4 f5
    fmul f4 f3 f3
    fmul f5 f4 f3
    fmul f6 f5 f4
    fmul f4 f6 f4
    flui f7 15914
    fori f7 f7 -21844
    fmul f5 f7 f5
    fsub f3 f3 f5
    flui f5 15368
    fori f5 f5 -31130
    fmul f5 f5 f6
    fadd f3 f3 f5
    flui f5 14669
    fori f5 f5 25782
    fmul f4 f5 f4
    fsub f3 f3 f4
fless_cont.37214:
    addi r3 r0 -1
    slt r28 r2 r3
    slt r2 r3 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37215
    fneg f3 f3
    j if_cont.37216
if_else.37215:
if_cont.37216:
    flui f4 16201
    fori f4 f4 4059
    flui f5 16329
    fori f5 f5 4059
    flui f6 16457
    fori f6 f6 4059
    flui f7 16585
    fori f7 f7 4059
    flui f8 15906
    fori f8 f8 -1661
    fmul f8 f2 f8
    ftoi r2 f8
    itof f8 r2
    fmul f8 f7 f8
    fsub f2 f2 f8
    flui f8 0
    fclt f8 f2
    bc1f fless_else.37217
    j fless_cont.37218
fless_else.37217:
    fadd f2 f2 f7
fless_cont.37218:
    fclt f6 f2
    bc1f fless_else.37219
    mv r2 r0
    j fless_cont.37220
fless_else.37219:
    addi r2 r0 1
fless_cont.37220:
    fclt f6 f2
    bc1f fless_else.37221
    fsub f2 f2 f6
    j fless_cont.37222
fless_else.37221:
fless_cont.37222:
    fclt f5 f2
    bc1f fless_else.37223
    fsub f2 f6 f2
    j fless_cont.37224
fless_else.37223:
fless_cont.37224:
    fclt f4 f2
    bc1f fless_else.37225
    fsub f2 f5 f2
    fmul f2 f2 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    flui f6 16256
    flui f7 16128
    fmul f2 f7 f2
    fsub f2 f6 f2
    flui f6 15658
    fori f6 f6 -22647
    fmul f4 f6 f4
    fadd f2 f2 f4
    flui f4 15027
    fori f4 f4 -32506
    fmul f4 f4 f5
    fsub f2 f2 f4
    j fless_cont.37226
fless_else.37225:
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f5 f4
    fmul f4 f6 f4
    flui f7 15914
    fori f7 f7 -21844
    fmul f5 f7 f5
    fsub f2 f2 f5
    flui f5 15368
    fori f5 f5 -31130
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 14669
    fori f5 f5 25782
    fmul f4 f5 f4
    fsub f2 f2 f4
fless_cont.37226:
    beq r2 r0 if_else.37227
    j if_cont.37228
if_else.37227:
    fneg f2 f2
if_cont.37228:
    fmul f4 f1 f2
    flui f5 17224
    fmul f4 f4 f5
    swcZ f4 r0 10924
    flui f4 -15544
    fmul f4 f0 f4
    swcZ f4 r0 10928
    fmul f4 f1 f3
    flui f5 17224
    fmul f4 f4 f5
    swcZ f4 r0 10932
    swcZ f3 r0 10900
    flui f4 0
    swcZ f4 r0 10904
    fneg f4 f2
    swcZ f4 r0 10908
    fneg f4 f0
    fmul f2 f4 f2
    swcZ f2 r0 10912
    fneg f1 f1
    swcZ f1 r0 10916
    fneg f0 f0
    fmul f0 f0 f3
    swcZ f0 r0 10920
    lwcZ f0 r0 10528
    lwcZ f1 r0 10924
    fsub f0 f0 f1
    swcZ f0 r0 10540
    lwcZ f0 r0 10532
    lwcZ f1 r0 10928
    fsub f0 f0 f1
    swcZ f0 r0 10544
    lwcZ f0 r0 10536
    lwcZ f1 r0 10932
    fsub f0 f0 f1
    swcZ f0 r0 10548
    inint r2
    inflt f0
    flui f1 15502
    fori f1 f1 -1483
    fmul f0 f0 f1
    flui f1 16201
    fori f1 f1 4059
    flui f2 16329
    fori f2 f2 4059
    flui f3 16457
    fori f3 f3 4059
    flui f4 16585
    fori f4 f4 4059
    flui f5 15906
    fori f5 f5 -1661
    fmul f5 f0 f5
    ftoi r2 f5
    itof f5 r2
    fmul f5 f4 f5
    fsub f5 f0 f5
    flui f6 0
    fclt f6 f5
    bc1f fless_else.37229
    fmv f4 f5
    j fless_cont.37230
fless_else.37229:
    fadd f4 f5 f4
fless_cont.37230:
    fclt f3 f4
    bc1f fless_else.37231
    mv r2 r0
    j fless_cont.37232
fless_else.37231:
    addi r2 r0 1
fless_cont.37232:
    fclt f3 f4
    bc1f fless_else.37233
    fsub f4 f4 f3
    j fless_cont.37234
fless_else.37233:
fless_cont.37234:
    fclt f2 f4
    bc1f fless_else.37235
    fsub f3 f3 f4
    j fless_cont.37236
fless_else.37235:
    fmv f3 f4
fless_cont.37236:
    fclt f1 f3
    bc1f fless_else.37237
    fsub f1 f2 f3
    fmul f1 f1 f1
    fmul f2 f1 f1
    fmul f3 f2 f1
    flui f4 16256
    flui f5 16128
    fmul f1 f5 f1
    fsub f1 f4 f1
    flui f4 15658
    fori f4 f4 -22647
    fmul f2 f4 f2
    fadd f1 f1 f2
    flui f2 15027
    fori f2 f2 -32506
    fmul f2 f2 f3
    fsub f1 f1 f2
    j fless_cont.37238
fless_else.37237:
    fmul f1 f3 f3
    fmul f2 f1 f3
    fmul f4 f2 f1
    fmul f1 f4 f1
    flui f5 15914
    fori f5 f5 -21844
    fmul f2 f5 f2
    fsub f2 f3 f2
    flui f3 15368
    fori f3 f3 -31130
    fmul f3 f3 f4
    fadd f2 f2 f3
    flui f3 14669
    fori f3 f3 25782
    fmul f1 f3 f1
    fsub f1 f2 f1
fless_cont.37238:
    beq r2 r0 if_else.37239
    j if_cont.37240
if_else.37239:
    fneg f1 f1
if_cont.37240:
    fneg f1 f1
    swcZ f1 r0 10556
    inflt f1
    flui f2 15502
    fori f2 f2 -1483
    fmul f1 f1 f2
    flui f2 16201
    fori f2 f2 4059
    flui f3 16329
    fori f3 f3 4059
    flui f4 16457
    fori f4 f4 4059
    flui f5 16585
    fori f5 f5 4059
    flui f6 15906
    fori f6 f6 -1661
    fmul f6 f0 f6
    ftoi r2 f6
    itof f6 r2
    fmul f5 f5 f6
    fsub f0 f0 f5
    flui f5 0
    fclt f5 f0
    bc1f fless_else.37241
    j fless_cont.37242
fless_else.37241:
    fneg f0 f0
fless_cont.37242:
    fclt f4 f0
    bc1f fless_else.37243
    addi r2 r0 -1
    j fless_cont.37244
fless_else.37243:
    addi r2 r0 1
fless_cont.37244:
    fclt f4 f0
    bc1f fless_else.37245
    fsub f0 f0 f4
    j fless_cont.37246
fless_else.37245:
fless_cont.37246:
    fclt f3 f0
    bc1f fless_else.37247
    sub r2 r0 r2
    j fless_cont.37248
fless_else.37247:
fless_cont.37248:
    fclt f3 f0
    bc1f fless_else.37249
    fsub f0 f4 f0
    j fless_cont.37250
fless_else.37249:
fless_cont.37250:
    fclt f0 f2
    bc1f fless_else.37251
    fmul f0 f0 f0
    fmul f2 f0 f0
    fmul f3 f2 f0
    flui f4 16256
    flui f5 16128
    fmul f0 f5 f0
    fsub f0 f4 f0
    flui f4 15658
    fori f4 f4 -22647
    fmul f2 f4 f2
    fadd f0 f0 f2
    flui f2 15027
    fori f2 f2 -32506
    fmul f2 f2 f3
    fsub f0 f0 f2
    j fless_cont.37252
fless_else.37251:
    fsub f0 f3 f0
    fmul f2 f0 f0
    fmul f3 f2 f0
    fmul f4 f3 f2
    fmul f2 f4 f2
    flui f5 15914
    fori f5 f5 -21844
    fmul f3 f5 f3
    fsub f0 f0 f3
    flui f3 15368
    fori f3 f3 -31130
    fmul f3 f3 f4
    fadd f0 f0 f3
    flui f3 14669
    fori f3 f3 25782
    fmul f2 f3 f2
    fsub f0 f0 f2
fless_cont.37252:
    addi r3 r0 -1
    slt r28 r2 r3
    slt r2 r3 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37253
    fneg f0 f0
    j if_cont.37254
if_else.37253:
if_cont.37254:
    flui f2 16201
    fori f2 f2 4059
    flui f3 16329
    fori f3 f3 4059
    flui f4 16457
    fori f4 f4 4059
    flui f5 16585
    fori f5 f5 4059
    flui f6 15906
    fori f6 f6 -1661
    fmul f6 f1 f6
    ftoi r2 f6
    itof f6 r2
    fmul f6 f5 f6
    fsub f6 f1 f6
    flui f7 0
    fclt f7 f6
    bc1f fless_else.37255
    fmv f5 f6
    j fless_cont.37256
fless_else.37255:
    fadd f5 f6 f5
fless_cont.37256:
    fclt f4 f5
    bc1f fless_else.37257
    mv r2 r0
    j fless_cont.37258
fless_else.37257:
    addi r2 r0 1
fless_cont.37258:
    fclt f4 f5
    bc1f fless_else.37259
    fsub f5 f5 f4
    j fless_cont.37260
fless_else.37259:
fless_cont.37260:
    fclt f3 f5
    bc1f fless_else.37261
    fsub f4 f4 f5
    j fless_cont.37262
fless_else.37261:
    fmv f4 f5
fless_cont.37262:
    fclt f2 f4
    bc1f fless_else.37263
    fsub f2 f3 f4
    fmul f2 f2 f2
    fmul f3 f2 f2
    fmul f4 f3 f2
    flui f5 16256
    flui f6 16128
    fmul f2 f6 f2
    fsub f2 f5 f2
    flui f5 15658
    fori f5 f5 -22647
    fmul f3 f5 f3
    fadd f2 f2 f3
    flui f3 15027
    fori f3 f3 -32506
    fmul f3 f3 f4
    fsub f2 f2 f3
    j fless_cont.37264
fless_else.37263:
    fmul f2 f4 f4
    fmul f3 f2 f4
    fmul f5 f3 f2
    fmul f2 f5 f2
    flui f6 15914
    fori f6 f6 -21844
    fmul f3 f6 f3
    fsub f3 f4 f3
    flui f4 15368
    fori f4 f4 -31130
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 14669
    fori f4 f4 25782
    fmul f2 f4 f2
    fsub f2 f3 f2
fless_cont.37264:
    beq r2 r0 if_else.37265
    j if_cont.37266
if_else.37265:
    fneg f2 f2
if_cont.37266:
    fmul f2 f0 f2
    swcZ f2 r0 10552
    flui f2 16201
    fori f2 f2 4059
    flui f3 16329
    fori f3 f3 4059
    flui f4 16457
    fori f4 f4 4059
    flui f5 16585
    fori f5 f5 4059
    flui f6 15906
    fori f6 f6 -1661
    fmul f6 f1 f6
    ftoi r2 f6
    itof f6 r2
    fmul f5 f5 f6
    fsub f1 f1 f5
    flui f5 0
    fclt f5 f1
    bc1f fless_else.37267
    j fless_cont.37268
fless_else.37267:
    fneg f1 f1
fless_cont.37268:
    fclt f4 f1
    bc1f fless_else.37269
    addi r2 r0 -1
    j fless_cont.37270
fless_else.37269:
    addi r2 r0 1
fless_cont.37270:
    fclt f4 f1
    bc1f fless_else.37271
    fsub f1 f1 f4
    j fless_cont.37272
fless_else.37271:
fless_cont.37272:
    fclt f3 f1
    bc1f fless_else.37273
    sub r2 r0 r2
    j fless_cont.37274
fless_else.37273:
fless_cont.37274:
    fclt f3 f1
    bc1f fless_else.37275
    fsub f1 f4 f1
    j fless_cont.37276
fless_else.37275:
fless_cont.37276:
    fclt f1 f2
    bc1f fless_else.37277
    fmul f1 f1 f1
    fmul f2 f1 f1
    fmul f3 f2 f1
    flui f4 16256
    flui f5 16128
    fmul f1 f5 f1
    fsub f1 f4 f1
    flui f4 15658
    fori f4 f4 -22647
    fmul f2 f4 f2
    fadd f1 f1 f2
    flui f2 15027
    fori f2 f2 -32506
    fmul f2 f2 f3
    fsub f1 f1 f2
    j fless_cont.37278
fless_else.37277:
    fsub f1 f3 f1
    fmul f2 f1 f1
    fmul f3 f2 f1
    fmul f4 f3 f2
    fmul f2 f4 f2
    flui f5 15914
    fori f5 f5 -21844
    fmul f3 f5 f3
    fsub f1 f1 f3
    flui f3 15368
    fori f3 f3 -31130
    fmul f3 f3 f4
    fadd f1 f1 f3
    flui f3 14669
    fori f3 f3 25782
    fmul f2 f3 f2
    fsub f1 f1 f2
fless_cont.37278:
    addi r3 r0 -1
    slt r28 r2 r3
    slt r2 r3 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37279
    fneg f1 f1
    j if_cont.37280
if_else.37279:
if_cont.37280:
    fmul f0 f0 f1
    swcZ f0 r0 10560
    inflt f0
    swcZ f0 r0 10564
    sw r1 r29 36
    mv r1 r0
    sw r31 r29 40
    addi r29 r29 44
    jal read_object.3539
    subi r29 r29 44
    lw r31 r29 40
    mv r1 r0
    sw r31 r29 40
    addi r29 r29 44
    jal read_net_item.3550
    subi r29 r29 44
    lw r31 r29 40
    lw r2 r1 0
    addi r3 r0 -1
    slt r28 r2 r3
    slt r2 r3 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37281
    j if_cont.37282
if_else.37281:
    sw r1 r0 10572
    addi r1 r0 1
    sw r31 r29 40
    addi r29 r29 44
    jal read_and_network.3579
    subi r29 r29 44
    lw r31 r29 40
if_cont.37282:
    mv r1 r0
    sw r31 r29 40
    addi r29 r29 44
    jal read_or_network.3564
    subi r29 r29 44
    lw r31 r29 40
    sw r1 r0 10776
    out r0 80
    out r0 54
    out r0 10
    lw r1 r0 10856
    slt r2 r1 r0
    beq r2 r0 if_else.37283
    out r0 45
    sub r1 r0 r1
    j if_cont.37284
if_else.37283:
if_cont.37284:
    sw r31 r29 40
    addi r29 r29 44
    jal print_uint.2223
    subi r29 r29 44
    lw r31 r29 40
    out r0 32
    lw r1 r0 10860
    slt r2 r1 r0
    beq r2 r0 if_else.37285
    out r0 45
    sub r1 r0 r1
    j if_cont.37286
if_else.37285:
if_cont.37286:
    sw r31 r29 40
    addi r29 r29 44
    jal print_uint.2223
    subi r29 r29 44
    lw r31 r29 40
    out r0 32
    addi r1 r0 255
    sw r31 r29 40
    addi r29 r29 44
    jal print_uint.2223
    subi r29 r29 44
    lw r31 r29 40
    out r0 10
    flui f0 0
    swcZ f0 r0 13212
    swcZ f0 r0 13208
    swcZ f0 r0 13204
    addi r1 r0 13204
    lw r2 r0 10240
    mv r28 r2
    mv r2 r30
arrayloop.37287:
    bne r28 r0 arraycont.37288
    j arrayexit.37289
arraycont.37288:
    sw r1 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.37287
arrayexit.37289:
    addi r3 r0 13216
    sw r2 r0 13220
    sw r1 r0 13216
    mv r1 r3
    sw r1 r0 13700
    sw r1 r0 13696
    sw r1 r0 13692
    sw r1 r0 13688
    sw r1 r0 13684
    sw r1 r0 13680
    sw r1 r0 13676
    sw r1 r0 13672
    sw r1 r0 13668
    sw r1 r0 13664
    sw r1 r0 13660
    sw r1 r0 13656
    sw r1 r0 13652
    sw r1 r0 13648
    sw r1 r0 13644
    sw r1 r0 13640
    sw r1 r0 13636
    sw r1 r0 13632
    sw r1 r0 13628
    sw r1 r0 13624
    sw r1 r0 13620
    sw r1 r0 13616
    sw r1 r0 13612
    sw r1 r0 13608
    sw r1 r0 13604
    sw r1 r0 13600
    sw r1 r0 13596
    sw r1 r0 13592
    sw r1 r0 13588
    sw r1 r0 13584
    sw r1 r0 13580
    sw r1 r0 13576
    sw r1 r0 13572
    sw r1 r0 13568
    sw r1 r0 13564
    sw r1 r0 13560
    sw r1 r0 13556
    sw r1 r0 13552
    sw r1 r0 13548
    sw r1 r0 13544
    sw r1 r0 13540
    sw r1 r0 13536
    sw r1 r0 13532
    sw r1 r0 13528
    sw r1 r0 13524
    sw r1 r0 13520
    sw r1 r0 13516
    sw r1 r0 13512
    sw r1 r0 13508
    sw r1 r0 13504
    sw r1 r0 13500
    sw r1 r0 13496
    sw r1 r0 13492
    sw r1 r0 13488
    sw r1 r0 13484
    sw r1 r0 13480
    sw r1 r0 13476
    sw r1 r0 13472
    sw r1 r0 13468
    sw r1 r0 13464
    sw r1 r0 13460
    sw r1 r0 13456
    sw r1 r0 13452
    sw r1 r0 13448
    sw r1 r0 13444
    sw r1 r0 13440
    sw r1 r0 13436
    sw r1 r0 13432
    sw r1 r0 13428
    sw r1 r0 13424
    sw r1 r0 13420
    sw r1 r0 13416
    sw r1 r0 13412
    sw r1 r0 13408
    sw r1 r0 13404
    sw r1 r0 13400
    sw r1 r0 13396
    sw r1 r0 13392
    sw r1 r0 13388
    sw r1 r0 13384
    sw r1 r0 13380
    sw r1 r0 13376
    sw r1 r0 13372
    sw r1 r0 13368
    sw r1 r0 13364
    sw r1 r0 13360
    sw r1 r0 13356
    sw r1 r0 13352
    sw r1 r0 13348
    sw r1 r0 13344
    sw r1 r0 13340
    sw r1 r0 13336
    sw r1 r0 13332
    sw r1 r0 13328
    sw r1 r0 13324
    sw r1 r0 13320
    sw r1 r0 13316
    sw r1 r0 13312
    sw r1 r0 13308
    sw r1 r0 13304
    sw r1 r0 13300
    sw r1 r0 13296
    sw r1 r0 13292
    sw r1 r0 13288
    sw r1 r0 13284
    sw r1 r0 13280
    sw r1 r0 13276
    sw r1 r0 13272
    sw r1 r0 13268
    sw r1 r0 13264
    sw r1 r0 13260
    sw r1 r0 13256
    sw r1 r0 13252
    sw r1 r0 13248
    sw r1 r0 13244
    sw r1 r0 13240
    sw r1 r0 13236
    sw r1 r0 13232
    sw r1 r0 13228
    sw r1 r0 13224
    addi r1 r0 13224
    sw r1 r0 10972
    lw r1 r0 10972
    addi r2 r0 118
    sw r31 r29 40
    addi r29 r29 44
    jal create_dirvec_elements.5694
    subi r29 r29 44
    lw r31 r29 40
    addi r1 r0 3
    sw r31 r29 40
    addi r29 r29 44
    jal create_dirvecs.5704
    subi r29 r29 44
    lw r31 r29 40
    addi r1 r0 9
    mv r3 r0
    mv r2 r0
    sw r31 r29 40
    addi r29 r29 44
    jal calc_dirvec_rows.5667
    subi r29 r29 44
    lw r31 r29 40
    lw r1 r0 10972
    addi r2 r0 119
    sw r31 r29 40
    addi r29 r29 44
    jal init_dirvec_constants.5718
    subi r29 r29 44
    lw r31 r29 40
    addi r1 r0 3
    sw r31 r29 40
    addi r29 r29 44
    jal init_vecset_constants.5727
    subi r29 r29 44
    lw r31 r29 40
    lw r1 r29 0
    lw r2 r1 0
    lwcZ f0 r0 10552
    swcZ f0 r2 0
    lwcZ f0 r0 10556
    swcZ f0 r2 4
    lwcZ f0 r0 10560
    swcZ f0 r2 8
    lw r2 r0 10240
    subi r2 r2 1
    sw r31 r29 40
    addi r29 r29 44
    jal iter_setup_dirvec_constants.4239
    subi r29 r29 44
    lw r31 r29 40
    lw r1 r0 10240
    subi r1 r1 1
    slt r2 r1 r0
    beq r2 r0 if_else.37290
    j if_cont.37291
if_else.37290:
    sll r2 r1 2
    lw r2 r2 10288
    lw r3 r2 8
    addi r4 r0 2
    slt r28 r3 r4
    slt r3 r4 r3
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37292
    lw r3 r2 28
    lwcZ f0 r3 0
    flui f1 16256
    fclt f0 f1
    bc1f fless_else.37294
    lw r3 r2 4
    addi r4 r0 1
    slt r28 r3 r4
    slt r4 r4 r3
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37296
    sll r1 r1 2
    lw r3 r0 11976
    flui f0 16256
    lw r2 r2 28
    lwcZ f1 r2 0
    fsub f0 f0 f1
    lwcZ f1 r0 10552
    fneg f1 f1
    lwcZ f2 r0 10556
    fneg f2 f2
    lwcZ f3 r0 10560
    fneg f3 f3
    addi r2 r1 1
    lwcZ f4 r0 10552
    flui f5 0
    swcZ f5 r30 0
    swcZ f5 r30 4
    swcZ f5 r30 8
    mv r4 r30
    addi r30 r30 12
    lw r5 r0 10240
    mv r28 r5
    mv r5 r30
arrayloop.37298:
    bne r28 r0 arraycont.37299
    j arrayexit.37300
arraycont.37299:
    sw r4 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.37298
arrayexit.37300:
    mv r6 r30
    addi r30 r30 8
    sw r5 r6 4
    sw r4 r6 0
    mv r4 r6
    lw r5 r4 0
    swcZ f4 r5 0
    swcZ f2 r5 4
    swcZ f3 r5 8
    lw r5 r0 10240
    subi r5 r5 1
    sw r1 r29 40
    sw r3 r29 44
    swcZ f3 r29 48
    swcZ f2 r29 52
    swcZ f1 r29 56
    sw r4 r29 60
    swcZ f0 r29 64
    sw r2 r29 68
    mv r2 r5
    mv r1 r4
    sw r31 r29 72
    addi r29 r29 76
    jal iter_setup_dirvec_constants.4239
    subi r29 r29 76
    lw r31 r29 72
    mv r1 r30
    addi r30 r30 12
    lwcZ f0 r29 64
    swcZ f0 r1 8
    lw r2 r29 60
    sw r2 r1 4
    lw r2 r29 68
    sw r2 r1 0
    lw r2 r29 44
    sll r3 r2 2
    sw r1 r3 11256
    addi r1 r2 1
    lw r3 r29 40
    addi r4 r3 2
    lwcZ f1 r0 10556
    flui f2 0
    swcZ f2 r30 0
    swcZ f2 r30 4
    swcZ f2 r30 8
    mv r5 r30
    addi r30 r30 12
    lw r6 r0 10240
    mv r28 r6
    mv r6 r30
arrayloop.37301:
    bne r28 r0 arraycont.37302
    j arrayexit.37303
arraycont.37302:
    sw r5 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.37301
arrayexit.37303:
    mv r7 r30
    addi r30 r30 8
    sw r6 r7 4
    sw r5 r7 0
    mv r5 r7
    lw r6 r5 0
    lwcZ f2 r29 56
    swcZ f2 r6 0
    swcZ f1 r6 4
    lwcZ f1 r29 48
    swcZ f1 r6 8
    lw r6 r0 10240
    subi r6 r6 1
    sw r5 r29 72
    sw r4 r29 76
    sw r1 r29 80
    mv r2 r6
    mv r1 r5
    sw r31 r29 84
    addi r29 r29 88
    jal iter_setup_dirvec_constants.4239
    subi r29 r29 88
    lw r31 r29 84
    mv r1 r30
    addi r30 r30 12
    lwcZ f0 r29 64
    swcZ f0 r1 8
    lw r2 r29 72
    sw r2 r1 4
    lw r2 r29 76
    sw r2 r1 0
    lw r2 r29 80
    sll r2 r2 2
    sw r1 r2 11256
    lw r1 r29 44
    addi r2 r1 2
    lw r3 r29 40
    addi r3 r3 3
    lwcZ f1 r0 10560
    flui f2 0
    swcZ f2 r30 0
    swcZ f2 r30 4
    swcZ f2 r30 8
    mv r4 r30
    addi r30 r30 12
    lw r5 r0 10240
    mv r28 r5
    mv r5 r30
arrayloop.37304:
    bne r28 r0 arraycont.37305
    j arrayexit.37306
arraycont.37305:
    sw r4 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.37304
arrayexit.37306:
    mv r6 r30
    addi r30 r30 8
    sw r5 r6 4
    sw r4 r6 0
    mv r4 r6
    lw r5 r4 0
    lwcZ f2 r29 56
    swcZ f2 r5 0
    lwcZ f2 r29 52
    swcZ f2 r5 4
    swcZ f1 r5 8
    lw r5 r0 10240
    subi r5 r5 1
    sw r4 r29 84
    sw r3 r29 88
    sw r2 r29 92
    mv r2 r5
    mv r1 r4
    sw r31 r29 96
    addi r29 r29 100
    jal iter_setup_dirvec_constants.4239
    subi r29 r29 100
    lw r31 r29 96
    mv r1 r30
    addi r30 r30 12
    lwcZ f0 r29 64
    swcZ f0 r1 8
    lw r2 r29 84
    sw r2 r1 4
    lw r2 r29 88
    sw r2 r1 0
    lw r2 r29 92
    sll r2 r2 2
    sw r1 r2 11256
    lw r1 r29 44
    addi r1 r1 3
    sw r1 r0 11976
    j if_cont.37297
if_else.37296:
    addi r4 r0 2
    slt r28 r3 r4
    slt r3 r4 r3
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37307
    sll r1 r1 2
    addi r1 r1 1
    lw r3 r0 11976
    flui f0 16256
    lw r4 r2 28
    lwcZ f1 r4 0
    fsub f0 f0 f1
    lw r4 r2 16
    lwcZ f1 r0 10552
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r0 10556
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r0 10560
    lwcZ f3 r4 8
    fmul f2 f2 f3
    fadd f1 f1 f2
    flui f2 16384
    lw r4 r2 16
    lwcZ f3 r4 0
    fmul f2 f2 f3
    fmul f2 f2 f1
    lwcZ f3 r0 10552
    fsub f2 f2 f3
    flui f3 16384
    lw r4 r2 16
    lwcZ f4 r4 4
    fmul f3 f3 f4
    fmul f3 f3 f1
    lwcZ f4 r0 10556
    fsub f3 f3 f4
    flui f4 16384
    lw r2 r2 16
    lwcZ f5 r2 8
    fmul f4 f4 f5
    fmul f1 f4 f1
    lwcZ f4 r0 10560
    fsub f1 f1 f4
    flui f4 0
    swcZ f4 r30 0
    swcZ f4 r30 4
    swcZ f4 r30 8
    mv r2 r30
    addi r30 r30 12
    lw r4 r0 10240
    mv r28 r4
    mv r4 r30
arrayloop.37309:
    bne r28 r0 arraycont.37310
    j arrayexit.37311
arraycont.37310:
    sw r2 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.37309
arrayexit.37311:
    mv r5 r30
    addi r30 r30 8
    sw r4 r5 4
    sw r2 r5 0
    mv r2 r5
    lw r4 r2 0
    swcZ f2 r4 0
    swcZ f3 r4 4
    swcZ f1 r4 8
    lw r4 r0 10240
    subi r4 r4 1
    sw r1 r29 96
    sw r3 r29 100
    sw r2 r29 104
    swcZ f0 r29 108
    mv r1 r2
    mv r2 r4
    sw r31 r29 112
    addi r29 r29 116
    jal iter_setup_dirvec_constants.4239
    subi r29 r29 116
    lw r31 r29 112
    mv r1 r30
    addi r30 r30 12
    lwcZ f0 r29 108
    swcZ f0 r1 8
    lw r2 r29 104
    sw r2 r1 4
    lw r2 r29 96
    sw r2 r1 0
    lw r2 r29 100
    sll r3 r2 2
    sw r1 r3 11256
    addi r1 r2 1
    sw r1 r0 11976
    j if_cont.37308
if_else.37307:
if_cont.37308:
if_cont.37297:
    j fless_cont.37295
fless_else.37294:
fless_cont.37295:
    j if_cont.37293
if_else.37292:
if_cont.37293:
if_cont.37291:
    lwcZ f0 r0 10872
    lw r1 r0 10868
    sub r1 r0 r1
    itof f1 r1
    fmul f0 f0 f1
    lwcZ f1 r0 10912
    fmul f1 f0 f1
    lwcZ f2 r0 10924
    fadd f1 f1 f2
    lwcZ f2 r0 10916
    fmul f2 f0 f2
    lwcZ f3 r0 10928
    fadd f2 f2 f3
    lwcZ f3 r0 10920
    fmul f0 f0 f3
    lwcZ f3 r0 10932
    fadd f0 f0 f3
    lw r1 r0 10856
    subi r2 r1 1
    lw r1 r29 24
    mv r3 r0
    fmv f30 f2
    fmv f2 f0
    fmv f0 f1
    fmv f1 f30
    sw r31 r29 112
    addi r29 r29 116
    jal pretrace_pixels.5357
    subi r29 r29 116
    lw r31 r29 112
    addi r5 r0 2
    lw r2 r29 12
    lw r3 r29 24
    lw r4 r29 36
    mv r1 r0
    sw r31 r29 112
    addi r29 r29 116
    jal scan_line.5466
    subi r29 r29 116
    lw r31 r29 112
end_of_program:
    nop
    beq r0 r0 end_of_program
print_uint.2223:
    addi r2 r0 10
    slt r2 r1 r2
    beq r2 r0 if_else.37312
    addi r1 r1 48
    out r1 0
    jr r31
if_else.37312:
    div10 r2 r1
    addi r3 r0 10
    slt r3 r2 r3
    sw r1 r29 0
    beq r3 r0 if_else.37314
    addi r3 r2 48
    out r3 0
    j if_cont.37315
if_else.37314:
    div10 r3 r2
    sw r3 r29 4
    sw r2 r29 8
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal print_uint.2223
    subi r29 r29 16
    lw r31 r29 12
    lw r1 r29 4
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 8
    sub r1 r2 r1
    addi r1 r1 48
    out r1 0
if_cont.37315:
    sll r28 r2 3
    add r28 r28 r2
    add r1 r28 r2
    lw r2 r29 0
    sub r1 r2 r1
    addi r1 r1 48
    out r1 0
    jr r31
rotate_quadratic_matrix.3313:
    lwcZ f0 r2 0
    flui f1 16201
    fori f1 f1 4059
    flui f2 16329
    fori f2 f2 4059
    flui f3 16457
    fori f3 f3 4059
    flui f4 16585
    fori f4 f4 4059
    flui f5 15906
    fori f5 f5 -1661
    fmul f5 f0 f5
    ftoi r3 f5
    itof f5 r3
    fmul f4 f4 f5
    fsub f0 f0 f4
    flui f4 0
    fclt f4 f0
    bc1f fless_else.37317
    j fless_cont.37318
fless_else.37317:
    fneg f0 f0
fless_cont.37318:
    fclt f3 f0
    bc1f fless_else.37319
    addi r3 r0 -1
    j fless_cont.37320
fless_else.37319:
    addi r3 r0 1
fless_cont.37320:
    fclt f3 f0
    bc1f fless_else.37321
    fsub f0 f0 f3
    j fless_cont.37322
fless_else.37321:
fless_cont.37322:
    fclt f2 f0
    bc1f fless_else.37323
    sub r3 r0 r3
    j fless_cont.37324
fless_else.37323:
fless_cont.37324:
    fclt f2 f0
    bc1f fless_else.37325
    fsub f0 f3 f0
    j fless_cont.37326
fless_else.37325:
fless_cont.37326:
    fclt f0 f1
    bc1f fless_else.37327
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    flui f4 16128
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j fless_cont.37328
fless_else.37327:
    fsub f0 f2 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
fless_cont.37328:
    addi r4 r0 -1
    slt r28 r3 r4
    slt r3 r4 r3
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37329
    fneg f0 f0
    j if_cont.37330
if_else.37329:
if_cont.37330:
    lwcZ f1 r2 0
    flui f2 16201
    fori f2 f2 4059
    flui f3 16329
    fori f3 f3 4059
    flui f4 16457
    fori f4 f4 4059
    flui f5 16585
    fori f5 f5 4059
    flui f6 15906
    fori f6 f6 -1661
    fmul f6 f1 f6
    ftoi r3 f6
    itof f6 r3
    fmul f6 f5 f6
    fsub f1 f1 f6
    flui f6 0
    fclt f6 f1
    bc1f fless_else.37331
    j fless_cont.37332
fless_else.37331:
    fadd f1 f1 f5
fless_cont.37332:
    fclt f4 f1
    bc1f fless_else.37333
    mv r3 r0
    j fless_cont.37334
fless_else.37333:
    addi r3 r0 1
fless_cont.37334:
    fclt f4 f1
    bc1f fless_else.37335
    fsub f1 f1 f4
    j fless_cont.37336
fless_else.37335:
fless_cont.37336:
    fclt f3 f1
    bc1f fless_else.37337
    fsub f1 f4 f1
    j fless_cont.37338
fless_else.37337:
fless_cont.37338:
    fclt f2 f1
    bc1f fless_else.37339
    fsub f1 f3 f1
    fmul f1 f1 f1
    fmul f2 f1 f1
    fmul f3 f2 f1
    flui f4 16256
    flui f5 16128
    fmul f1 f5 f1
    fsub f1 f4 f1
    flui f4 15658
    fori f4 f4 -22647
    fmul f2 f4 f2
    fadd f1 f1 f2
    flui f2 15027
    fori f2 f2 -32506
    fmul f2 f2 f3
    fsub f1 f1 f2
    j fless_cont.37340
fless_else.37339:
    fmul f2 f1 f1
    fmul f3 f2 f1
    fmul f4 f3 f2
    fmul f2 f4 f2
    flui f5 15914
    fori f5 f5 -21844
    fmul f3 f5 f3
    fsub f1 f1 f3
    flui f3 15368
    fori f3 f3 -31130
    fmul f3 f3 f4
    fadd f1 f1 f3
    flui f3 14669
    fori f3 f3 25782
    fmul f2 f3 f2
    fsub f1 f1 f2
fless_cont.37340:
    beq r3 r0 if_else.37341
    j if_cont.37342
if_else.37341:
    fneg f1 f1
if_cont.37342:
    lwcZ f2 r2 4
    flui f3 16201
    fori f3 f3 4059
    flui f4 16329
    fori f4 f4 4059
    flui f5 16457
    fori f5 f5 4059
    flui f6 16585
    fori f6 f6 4059
    flui f7 15906
    fori f7 f7 -1661
    fmul f7 f2 f7
    ftoi r3 f7
    itof f7 r3
    fmul f6 f6 f7
    fsub f2 f2 f6
    flui f6 0
    fclt f6 f2
    bc1f fless_else.37343
    j fless_cont.37344
fless_else.37343:
    fneg f2 f2
fless_cont.37344:
    fclt f5 f2
    bc1f fless_else.37345
    addi r3 r0 -1
    j fless_cont.37346
fless_else.37345:
    addi r3 r0 1
fless_cont.37346:
    fclt f5 f2
    bc1f fless_else.37347
    fsub f2 f2 f5
    j fless_cont.37348
fless_else.37347:
fless_cont.37348:
    fclt f4 f2
    bc1f fless_else.37349
    sub r3 r0 r3
    j fless_cont.37350
fless_else.37349:
fless_cont.37350:
    fclt f4 f2
    bc1f fless_else.37351
    fsub f2 f5 f2
    j fless_cont.37352
fless_else.37351:
fless_cont.37352:
    fclt f2 f3
    bc1f fless_else.37353
    fmul f2 f2 f2
    fmul f3 f2 f2
    fmul f4 f3 f2
    flui f5 16256
    flui f6 16128
    fmul f2 f6 f2
    fsub f2 f5 f2
    flui f5 15658
    fori f5 f5 -22647
    fmul f3 f5 f3
    fadd f2 f2 f3
    flui f3 15027
    fori f3 f3 -32506
    fmul f3 f3 f4
    fsub f2 f2 f3
    j fless_cont.37354
fless_else.37353:
    fsub f2 f4 f2
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f4 f3
    fmul f3 f5 f3
    flui f6 15914
    fori f6 f6 -21844
    fmul f4 f6 f4
    fsub f2 f2 f4
    flui f4 15368
    fori f4 f4 -31130
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 14669
    fori f4 f4 25782
    fmul f3 f4 f3
    fsub f2 f2 f3
fless_cont.37354:
    addi r4 r0 -1
    slt r28 r3 r4
    slt r3 r4 r3
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37355
    fneg f2 f2
    j if_cont.37356
if_else.37355:
if_cont.37356:
    lwcZ f3 r2 4
    flui f4 16201
    fori f4 f4 4059
    flui f5 16329
    fori f5 f5 4059
    flui f6 16457
    fori f6 f6 4059
    flui f7 16585
    fori f7 f7 4059
    flui f8 15906
    fori f8 f8 -1661
    fmul f8 f3 f8
    ftoi r3 f8
    itof f8 r3
    fmul f8 f7 f8
    fsub f3 f3 f8
    flui f8 0
    fclt f8 f3
    bc1f fless_else.37357
    j fless_cont.37358
fless_else.37357:
    fadd f3 f3 f7
fless_cont.37358:
    fclt f6 f3
    bc1f fless_else.37359
    mv r3 r0
    j fless_cont.37360
fless_else.37359:
    addi r3 r0 1
fless_cont.37360:
    fclt f6 f3
    bc1f fless_else.37361
    fsub f3 f3 f6
    j fless_cont.37362
fless_else.37361:
fless_cont.37362:
    fclt f5 f3
    bc1f fless_else.37363
    fsub f3 f6 f3
    j fless_cont.37364
fless_else.37363:
fless_cont.37364:
    fclt f4 f3
    bc1f fless_else.37365
    fsub f3 f5 f3
    fmul f3 f3 f3
    fmul f4 f3 f3
    fmul f5 f4 f3
    flui f6 16256
    flui f7 16128
    fmul f3 f7 f3
    fsub f3 f6 f3
    flui f6 15658
    fori f6 f6 -22647
    fmul f4 f6 f4
    fadd f3 f3 f4
    flui f4 15027
    fori f4 f4 -32506
    fmul f4 f4 f5
    fsub f3 f3 f4
    j fless_cont.37366
fless_else.37365:
    fmul f4 f3 f3
    fmul f5 f4 f3
    fmul f6 f5 f4
    fmul f4 f6 f4
    flui f7 15914
    fori f7 f7 -21844
    fmul f5 f7 f5
    fsub f3 f3 f5
    flui f5 15368
    fori f5 f5 -31130
    fmul f5 f5 f6
    fadd f3 f3 f5
    flui f5 14669
    fori f5 f5 25782
    fmul f4 f5 f4
    fsub f3 f3 f4
fless_cont.37366:
    beq r3 r0 if_else.37367
    j if_cont.37368
if_else.37367:
    fneg f3 f3
if_cont.37368:
    lwcZ f4 r2 8
    flui f5 16201
    fori f5 f5 4059
    flui f6 16329
    fori f6 f6 4059
    flui f7 16457
    fori f7 f7 4059
    flui f8 16585
    fori f8 f8 4059
    flui f9 15906
    fori f9 f9 -1661
    fmul f9 f4 f9
    ftoi r3 f9
    itof f9 r3
    fmul f8 f8 f9
    fsub f4 f4 f8
    flui f8 0
    fclt f8 f4
    bc1f fless_else.37369
    j fless_cont.37370
fless_else.37369:
    fneg f4 f4
fless_cont.37370:
    fclt f7 f4
    bc1f fless_else.37371
    addi r3 r0 -1
    j fless_cont.37372
fless_else.37371:
    addi r3 r0 1
fless_cont.37372:
    fclt f7 f4
    bc1f fless_else.37373
    fsub f4 f4 f7
    j fless_cont.37374
fless_else.37373:
fless_cont.37374:
    fclt f6 f4
    bc1f fless_else.37375
    sub r3 r0 r3
    j fless_cont.37376
fless_else.37375:
fless_cont.37376:
    fclt f6 f4
    bc1f fless_else.37377
    fsub f4 f7 f4
    j fless_cont.37378
fless_else.37377:
fless_cont.37378:
    fclt f4 f5
    bc1f fless_else.37379
    fmul f4 f4 f4
    fmul f5 f4 f4
    fmul f6 f5 f4
    flui f7 16256
    flui f8 16128
    fmul f4 f8 f4
    fsub f4 f7 f4
    flui f7 15658
    fori f7 f7 -22647
    fmul f5 f7 f5
    fadd f4 f4 f5
    flui f5 15027
    fori f5 f5 -32506
    fmul f5 f5 f6
    fsub f4 f4 f5
    j fless_cont.37380
fless_else.37379:
    fsub f4 f6 f4
    fmul f5 f4 f4
    fmul f6 f5 f4
    fmul f7 f6 f5
    fmul f5 f7 f5
    flui f8 15914
    fori f8 f8 -21844
    fmul f6 f8 f6
    fsub f4 f4 f6
    flui f6 15368
    fori f6 f6 -31130
    fmul f6 f6 f7
    fadd f4 f4 f6
    flui f6 14669
    fori f6 f6 25782
    fmul f5 f6 f5
    fsub f4 f4 f5
fless_cont.37380:
    addi r4 r0 -1
    slt r28 r3 r4
    slt r3 r4 r3
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37381
    fneg f4 f4
    j if_cont.37382
if_else.37381:
if_cont.37382:
    lwcZ f5 r2 8
    flui f6 16201
    fori f6 f6 4059
    flui f7 16329
    fori f7 f7 4059
    flui f8 16457
    fori f8 f8 4059
    flui f9 16585
    fori f9 f9 4059
    flui f10 15906
    fori f10 f10 -1661
    fmul f10 f5 f10
    ftoi r3 f10
    itof f10 r3
    fmul f10 f9 f10
    fsub f5 f5 f10
    flui f10 0
    fclt f10 f5
    bc1f fless_else.37383
    j fless_cont.37384
fless_else.37383:
    fadd f5 f5 f9
fless_cont.37384:
    fclt f8 f5
    bc1f fless_else.37385
    mv r3 r0
    j fless_cont.37386
fless_else.37385:
    addi r3 r0 1
fless_cont.37386:
    fclt f8 f5
    bc1f fless_else.37387
    fsub f5 f5 f8
    j fless_cont.37388
fless_else.37387:
fless_cont.37388:
    fclt f7 f5
    bc1f fless_else.37389
    fsub f5 f8 f5
    j fless_cont.37390
fless_else.37389:
fless_cont.37390:
    fclt f6 f5
    bc1f fless_else.37391
    fsub f5 f7 f5
    fmul f5 f5 f5
    fmul f6 f5 f5
    fmul f7 f6 f5
    flui f8 16256
    flui f9 16128
    fmul f5 f9 f5
    fsub f5 f8 f5
    flui f8 15658
    fori f8 f8 -22647
    fmul f6 f8 f6
    fadd f5 f5 f6
    flui f6 15027
    fori f6 f6 -32506
    fmul f6 f6 f7
    fsub f5 f5 f6
    j fless_cont.37392
fless_else.37391:
    fmul f6 f5 f5
    fmul f7 f6 f5
    fmul f8 f7 f6
    fmul f6 f8 f6
    flui f9 15914
    fori f9 f9 -21844
    fmul f7 f9 f7
    fsub f5 f5 f7
    flui f7 15368
    fori f7 f7 -31130
    fmul f7 f7 f8
    fadd f5 f5 f7
    flui f7 14669
    fori f7 f7 25782
    fmul f6 f7 f6
    fsub f5 f5 f6
fless_cont.37392:
    beq r3 r0 if_else.37393
    j if_cont.37394
if_else.37393:
    fneg f5 f5
if_cont.37394:
    fmul f6 f2 f4
    fmul f7 f1 f3
    fmul f7 f7 f4
    fmul f8 f0 f5
    fsub f7 f7 f8
    fmul f8 f0 f3
    fmul f8 f8 f4
    fmul f9 f1 f5
    fadd f8 f8 f9
    fmul f9 f2 f5
    fmul f10 f1 f3
    fmul f10 f10 f5
    fmul f11 f0 f4
    fadd f10 f10 f11
    fmul f11 f0 f3
    fmul f5 f11 f5
    fmul f4 f1 f4
    fsub f4 f5 f4
    fneg f3 f3
    fmul f1 f1 f2
    fmul f0 f0 f2
    lwcZ f2 r1 0
    lwcZ f5 r1 4
    lwcZ f11 r1 8
    fmul f12 f6 f6
    fmul f12 f2 f12
    fmul f13 f9 f9
    fmul f13 f5 f13
    fadd f12 f12 f13
    fmul f13 f3 f3
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 0
    fmul f12 f7 f7
    fmul f12 f2 f12
    fmul f13 f10 f10
    fmul f13 f5 f13
    fadd f12 f12 f13
    fmul f13 f1 f1
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 4
    fmul f12 f8 f8
    fmul f12 f2 f12
    fmul f13 f4 f4
    fmul f13 f5 f13
    fadd f12 f12 f13
    fmul f13 f0 f0
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 8
    flui f12 16384
    fmul f13 f2 f7
    fmul f13 f13 f8
    fmul f14 f5 f10
    fmul f14 f14 f4
    fadd f13 f13 f14
    fmul f14 f11 f1
    fmul f14 f14 f0
    fadd f13 f13 f14
    fmul f12 f12 f13
    swcZ f12 r2 0
    flui f12 16384
    fmul f13 f2 f6
    fmul f8 f13 f8
    fmul f13 f5 f9
    fmul f4 f13 f4
    fadd f4 f8 f4
    fmul f8 f11 f3
    fmul f0 f8 f0
    fadd f0 f4 f0
    fmul f0 f12 f0
    swcZ f0 r2 4
    flui f0 16384
    fmul f2 f2 f6
    fmul f2 f2 f7
    fmul f4 f5 f9
    fmul f4 f4 f10
    fadd f2 f2 f4
    fmul f3 f11 f3
    fmul f1 f3 f1
    fadd f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r2 8
    jr r31
read_nth_object.3426:
    inint r2
    addi r3 r0 -1
    slt r28 r2 r3
    slt r3 r3 r2
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37396
    mv r1 r0
    jr r31
if_else.37396:
    inint r3
    inint r4
    inint r5
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r6 r30
    addi r30 r30 12
    inflt f0
    swcZ f0 r6 0
    inflt f0
    swcZ f0 r6 4
    inflt f0
    swcZ f0 r6 8
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r7 r30
    addi r30 r30 12
    inflt f0
    swcZ f0 r7 0
    inflt f0
    swcZ f0 r7 4
    inflt f0
    swcZ f0 r7 8
    inflt f0
    flui f1 0
    fclt f0 f1
    bc1f fless_else.37397
    addi r8 r0 1
    j fless_cont.37398
fless_else.37397:
    mv r8 r0
fless_cont.37398:
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    mv r9 r30
    addi r30 r30 8
    inflt f0
    swcZ f0 r9 0
    inflt f0
    swcZ f0 r9 4
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r10 r30
    addi r30 r30 12
    inflt f0
    swcZ f0 r10 0
    inflt f0
    swcZ f0 r10 4
    inflt f0
    swcZ f0 r10 8
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r11 r30
    addi r30 r30 12
    slt r28 r5 r0
    slt r12 r0 r5
    add r28 r12 r28
    slti r12 r28 1
    beq r12 r0 if_else.37399
    j if_cont.37400
if_else.37399:
    inflt f0
    flui f1 15502
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r11 0
    inflt f0
    flui f1 15502
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r11 4
    inflt f0
    flui f1 15502
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r11 8
if_cont.37400:
    addi r12 r0 2
    slt r28 r3 r12
    slt r12 r12 r3
    add r28 r12 r28
    slti r12 r28 1
    beq r12 r0 if_else.37401
    addi r12 r0 1
    j if_cont.37402
if_else.37401:
    mv r12 r8
if_cont.37402:
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    swcZ f0 r30 12
    mv r13 r30
    addi r30 r30 16
    mv r14 r30
    addi r30 r30 44
    sw r13 r14 40
    sw r11 r14 36
    sw r10 r14 32
    sw r9 r14 28
    sw r12 r14 24
    sw r7 r14 20
    sw r6 r14 16
    sw r5 r14 12
    sw r4 r14 8
    sw r3 r14 4
    sw r2 r14 0
    mv r2 r14
    sll r1 r1 2
    sw r2 r1 10288
    addi r1 r0 3
    slt r28 r3 r1
    slt r1 r1 r3
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.37403
    lwcZ f0 r6 0
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37405
    flui f0 0
    j feq_cont.37406
feq_else.37405:
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37407
    flui f1 0
    j feq_cont.37408
feq_else.37407:
    flui f1 0
    fclt f1 f0
    bc1f fless_else.37409
    addi r1 r0 1
    j fless_cont.37410
fless_else.37409:
    mv r1 r0
fless_cont.37410:
    beq r1 r0 if_else.37411
    flui f1 16256
    j if_cont.37412
if_else.37411:
    flui f1 -16512
if_cont.37412:
feq_cont.37408:
    fmul f0 f0 f0
    finv_init f2 f0
    flui f3 16384
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
feq_cont.37406:
    swcZ f0 r6 0
    lwcZ f0 r6 4
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37413
    flui f0 0
    j feq_cont.37414
feq_else.37413:
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37415
    flui f1 0
    j feq_cont.37416
feq_else.37415:
    flui f1 0
    fclt f1 f0
    bc1f fless_else.37417
    addi r1 r0 1
    j fless_cont.37418
fless_else.37417:
    mv r1 r0
fless_cont.37418:
    beq r1 r0 if_else.37419
    flui f1 16256
    j if_cont.37420
if_else.37419:
    flui f1 -16512
if_cont.37420:
feq_cont.37416:
    fmul f0 f0 f0
    finv_init f2 f0
    flui f3 16384
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
feq_cont.37414:
    swcZ f0 r6 4
    lwcZ f0 r6 8
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37421
    flui f0 0
    j feq_cont.37422
feq_else.37421:
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37423
    flui f1 0
    j feq_cont.37424
feq_else.37423:
    flui f1 0
    fclt f1 f0
    bc1f fless_else.37425
    addi r1 r0 1
    j fless_cont.37426
fless_else.37425:
    mv r1 r0
fless_cont.37426:
    beq r1 r0 if_else.37427
    flui f1 16256
    j if_cont.37428
if_else.37427:
    flui f1 -16512
if_cont.37428:
feq_cont.37424:
    fmul f0 f0 f0
    finv_init f2 f0
    flui f3 16384
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
feq_cont.37422:
    swcZ f0 r6 8
    j if_cont.37404
if_else.37403:
    addi r1 r0 2
    slt r28 r3 r1
    slt r1 r1 r3
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.37429
    beq r8 r0 if_else.37431
    mv r1 r0
    j if_cont.37432
if_else.37431:
    addi r1 r0 1
if_cont.37432:
    lwcZ f0 r6 0
    fmul f0 f0 f0
    lwcZ f1 r6 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r6 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    sqrt_init f1 f0
    fmul f0 f0 f1
    flui f2 16320
    flui f3 16128
    fmul f1 f3 f1
    fmul f1 f1 f0
    fsub f1 f2 f1
    fmul f0 f0 f1
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37433
    flui f0 16256
    j feq_cont.37434
feq_else.37433:
    beq r1 r0 if_else.37435
    flui f1 -16512
    finv_init f2 f0
    flui f3 16384
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    j if_cont.37436
if_else.37435:
    flui f1 16256
    finv_init f2 f0
    flui f3 16384
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
if_cont.37436:
feq_cont.37434:
    lwcZ f1 r6 0
    fmul f1 f1 f0
    swcZ f1 r6 0
    lwcZ f1 r6 4
    fmul f1 f1 f0
    swcZ f1 r6 4
    lwcZ f1 r6 8
    fmul f0 f1 f0
    swcZ f0 r6 8
    j if_cont.37430
if_else.37429:
if_cont.37430:
if_cont.37404:
    slt r28 r5 r0
    slt r1 r0 r5
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.37437
    j if_cont.37438
if_else.37437:
    mv r2 r11
    mv r1 r6
    sw r31 r29 0
    addi r29 r29 4
    jal rotate_quadratic_matrix.3313
    subi r29 r29 4
    lw r31 r29 0
if_cont.37438:
    addi r1 r0 1
    jr r31
read_object.3539:
    addi r2 r0 60
    slt r2 r1 r2
    beq r2 r0 if_else.37439
    sw r1 r29 0
    sw r31 r29 4
    addi r29 r29 8
    jal read_nth_object.3426
    subi r29 r29 8
    lw r31 r29 4
    beq r1 r0 if_else.37440
    lw r1 r29 0
    addi r1 r1 1
    addi r2 r0 60
    slt r2 r1 r2
    beq r2 r0 if_else.37441
    sw r1 r29 4
    sw r31 r29 8
    addi r29 r29 12
    jal read_nth_object.3426
    subi r29 r29 12
    lw r31 r29 8
    beq r1 r0 if_else.37442
    lw r1 r29 4
    addi r1 r1 1
    j read_object.3539
if_else.37442:
    lw r1 r29 4
    sw r1 r0 10240
    jr r31
if_else.37441:
    jr r31
if_else.37440:
    lw r1 r29 0
    sw r1 r0 10240
    jr r31
if_else.37439:
    jr r31
read_net_item.3550:
    inint r2
    addi r3 r0 -1
    slt r28 r2 r3
    slt r3 r3 r2
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37447
    addi r1 r1 1
    addi r2 r0 -1
    mv r28 r1
    mv r1 r30
arrayloop.37448:
    bne r28 r0 arraycont.37449
    j arrayexit.37450
arraycont.37449:
    sw r2 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.37448
arrayexit.37450:
    jr r31
if_else.37447:
    addi r3 r1 1
    inint r4
    addi r5 r0 -1
    slt r28 r4 r5
    slt r5 r5 r4
    add r28 r5 r28
    slti r5 r28 1
    sw r1 r29 0
    sw r2 r29 4
    beq r5 r0 if_else.37451
    addi r3 r3 1
    addi r4 r0 -1
    mv r28 r3
    mv r1 r30
arrayloop.37453:
    bne r28 r0 arraycont.37454
    j arrayexit.37455
arraycont.37454:
    sw r4 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.37453
arrayexit.37455:
    j if_cont.37452
if_else.37451:
    addi r5 r3 1
    sw r4 r29 8
    sw r3 r29 12
    mv r1 r5
    sw r31 r29 16
    addi r29 r29 20
    jal read_net_item.3550
    subi r29 r29 20
    lw r31 r29 16
    lw r2 r29 12
    sll r2 r2 2
    lw r3 r29 8
    add r28 r1 r2
    sw r3 r28 0
if_cont.37452:
    lw r2 r29 0
    sll r2 r2 2
    lw r3 r29 4
    add r28 r1 r2
    sw r3 r28 0
    jr r31
read_or_network.3564:
    inint r2
    addi r3 r0 -1
    slt r28 r2 r3
    slt r3 r3 r2
    add r28 r3 r28
    slti r3 r28 1
    sw r1 r29 0
    beq r3 r0 if_else.37456
    addi r2 r0 -1
    sw r2 r30 0
    mv r1 r30
    addi r30 r30 4
    j if_cont.37457
if_else.37456:
    addi r3 r0 1
    sw r2 r29 4
    mv r1 r3
    sw r31 r29 8
    addi r29 r29 12
    jal read_net_item.3550
    subi r29 r29 12
    lw r31 r29 8
    lw r2 r29 4
    sw r2 r1 0
if_cont.37457:
    lw r2 r1 0
    addi r3 r0 -1
    slt r28 r2 r3
    slt r2 r3 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37458
    lw r2 r29 0
    addi r2 r2 1
    mv r28 r2
    mv r1 r30
arrayloop.37459:
    bne r28 r0 arraycont.37460
    j arrayexit.37461
arraycont.37460:
    sw r1 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.37459
arrayexit.37461:
    jr r31
if_else.37458:
    lw r2 r29 0
    addi r3 r2 1
    sw r1 r29 8
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal read_or_network.3564
    subi r29 r29 16
    lw r31 r29 12
    lw r2 r29 0
    sll r2 r2 2
    lw r3 r29 8
    add r28 r1 r2
    sw r3 r28 0
    jr r31
read_and_network.3579:
    inint r2
    addi r3 r0 -1
    slt r28 r2 r3
    slt r3 r3 r2
    add r28 r3 r28
    slti r3 r28 1
    sw r1 r29 0
    beq r3 r0 if_else.37462
    addi r2 r0 -1
    sw r2 r30 0
    mv r1 r30
    addi r30 r30 4
    j if_cont.37463
if_else.37462:
    addi r3 r0 1
    sw r2 r29 4
    mv r1 r3
    sw r31 r29 8
    addi r29 r29 12
    jal read_net_item.3550
    subi r29 r29 12
    lw r31 r29 8
    lw r2 r29 4
    sw r2 r1 0
if_cont.37463:
    lw r2 r1 0
    addi r3 r0 -1
    slt r28 r2 r3
    slt r2 r3 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37464
    jr r31
if_else.37464:
    lw r2 r29 0
    sll r3 r2 2
    sw r1 r3 10572
    addi r1 r2 1
    sw r1 r29 8
    mv r1 r0
    sw r31 r29 12
    addi r29 r29 16
    jal read_net_item.3550
    subi r29 r29 16
    lw r31 r29 12
    lw r2 r1 0
    addi r3 r0 -1
    slt r28 r2 r3
    slt r2 r3 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37466
    jr r31
if_else.37466:
    lw r2 r29 8
    sll r3 r2 2
    sw r1 r3 10572
    addi r1 r2 1
    j read_and_network.3579
solver_second.3739:
    lwcZ f3 r2 0
    lwcZ f4 r2 4
    lwcZ f5 r2 8
    fmul f6 f3 f3
    lw r3 r1 16
    lwcZ f7 r3 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r3 r1 16
    lwcZ f8 r3 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r3 r1 16
    lwcZ f8 r3 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r3 r1 12
    slt r28 r3 r0
    slt r3 r0 r3
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37468
    fmv f3 f6
    j if_cont.37469
if_else.37468:
    fmul f7 f4 f5
    lw r3 r1 36
    lwcZ f8 r3 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r3 r1 36
    lwcZ f4 r3 8
    fmul f3 f3 f4
    fadd f3 f5 f3
if_cont.37469:
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f fless_else.37470
    mv r1 r0
    jr r31
fless_else.37470:
    lwcZ f4 r2 0
    lwcZ f5 r2 4
    lwcZ f6 r2 8
    fmul f7 f4 f0
    lw r2 r1 16
    lwcZ f8 r2 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r2 r1 16
    lwcZ f9 r2 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r2 r1 16
    lwcZ f9 r2 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r2 r1 12
    slt r28 r2 r0
    slt r2 r0 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37471
    fmv f4 f7
    j if_cont.37472
if_else.37471:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r2 r1 36
    lwcZ f9 r2 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r2 r1 36
    lwcZ f9 r2 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r2 r1 36
    lwcZ f5 r2 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    fmul f4 f4 f5
    fadd f4 f7 f4
if_cont.37472:
    fmul f5 f0 f0
    lw r2 r1 16
    lwcZ f6 r2 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r2 r1 16
    lwcZ f7 r2 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r2 r1 16
    lwcZ f7 r2 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r2 r1 12
    slt r28 r2 r0
    slt r2 r0 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37473
    fmv f0 f5
    j if_cont.37474
if_else.37473:
    fmul f6 f1 f2
    lw r2 r1 36
    lwcZ f7 r2 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r2 r1 36
    lwcZ f6 r2 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r2 r1 36
    lwcZ f1 r2 8
    fmul f0 f0 f1
    fadd f0 f2 f0
if_cont.37474:
    lw r2 r1 4
    addi r3 r0 3
    slt r28 r2 r3
    slt r2 r3 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37475
    flui f1 16256
    fsub f0 f0 f1
    j if_cont.37476
if_else.37475:
if_cont.37476:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    fclt f1 f0
    bc1f fless_else.37477
    addi r2 r0 1
    j fless_cont.37478
fless_else.37477:
    mv r2 r0
fless_cont.37478:
    beq r2 r0 if_else.37479
    sqrt_init f1 f0
    fmul f0 f0 f1
    flui f2 16320
    flui f5 16128
    fmul f1 f5 f1
    fmul f1 f1 f0
    fsub f1 f2 f1
    fmul f0 f0 f1
    lw r1 r1 24
    beq r1 r0 if_else.37480
    j if_cont.37481
if_else.37480:
    fneg f0 f0
if_cont.37481:
    fsub f0 f0 f4
    finv_init f1 f3
    flui f2 16384
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r0 10780
    addi r1 r0 1
    jr r31
if_else.37479:
    mv r1 r0
    jr r31
solver_rect_fast.3799:
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lwcZ f4 r2 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37482
    fneg f4 f4
    j fless_cont.37483
fless_else.37482:
fless_cont.37483:
    lw r4 r1 16
    lwcZ f5 r4 4
    fclt f4 f5
    bc1f fless_else.37484
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37486
    fneg f4 f4
    j fless_cont.37487
fless_else.37486:
fless_cont.37487:
    lw r4 r1 16
    lwcZ f5 r4 8
    fclt f4 f5
    bc1f fless_else.37488
    lwcZ f4 r3 4
    flui f5 0
    fsub f31 f4 f5
    fcz f31
    bc1f feq_else.37490
    addi r4 r0 1
    j feq_cont.37491
feq_else.37490:
    mv r4 r0
feq_cont.37491:
    beq r4 r0 if_else.37492
    mv r4 r0
    j if_cont.37493
if_else.37492:
    addi r4 r0 1
if_cont.37493:
    j fless_cont.37489
fless_else.37488:
    mv r4 r0
fless_cont.37489:
    j fless_cont.37485
fless_else.37484:
    mv r4 r0
fless_cont.37485:
    beq r4 r0 if_else.37494
    swcZ f3 r0 10780
    addi r1 r0 1
    jr r31
if_else.37494:
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r2 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37495
    fneg f4 f4
    j fless_cont.37496
fless_else.37495:
fless_cont.37496:
    lw r4 r1 16
    lwcZ f5 r4 0
    fclt f4 f5
    bc1f fless_else.37497
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37499
    fneg f4 f4
    j fless_cont.37500
fless_else.37499:
fless_cont.37500:
    lw r4 r1 16
    lwcZ f5 r4 8
    fclt f4 f5
    bc1f fless_else.37501
    lwcZ f4 r3 12
    flui f5 0
    fsub f31 f4 f5
    fcz f31
    bc1f feq_else.37503
    addi r4 r0 1
    j feq_cont.37504
feq_else.37503:
    mv r4 r0
feq_cont.37504:
    beq r4 r0 if_else.37505
    mv r4 r0
    j if_cont.37506
if_else.37505:
    addi r4 r0 1
if_cont.37506:
    j fless_cont.37502
fless_else.37501:
    mv r4 r0
fless_cont.37502:
    j fless_cont.37498
fless_else.37497:
    mv r4 r0
fless_cont.37498:
    beq r4 r0 if_else.37507
    swcZ f3 r0 10780
    addi r1 r0 2
    jr r31
if_else.37507:
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r2 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    fclt f0 f3
    bc1f fless_else.37508
    fneg f0 f0
    j fless_cont.37509
fless_else.37508:
fless_cont.37509:
    lw r4 r1 16
    lwcZ f3 r4 0
    fclt f0 f3
    bc1f fless_else.37510
    lwcZ f0 r2 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    fclt f0 f1
    bc1f fless_else.37512
    fneg f0 f0
    j fless_cont.37513
fless_else.37512:
fless_cont.37513:
    lw r1 r1 16
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f fless_else.37514
    lwcZ f0 r3 20
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37516
    addi r1 r0 1
    j feq_cont.37517
feq_else.37516:
    mv r1 r0
feq_cont.37517:
    beq r1 r0 if_else.37518
    mv r1 r0
    j if_cont.37519
if_else.37518:
    addi r1 r0 1
if_cont.37519:
    j fless_cont.37515
fless_else.37514:
    mv r1 r0
fless_cont.37515:
    j fless_cont.37511
fless_else.37510:
    mv r1 r0
fless_cont.37511:
    beq r1 r0 if_else.37520
    swcZ f2 r0 10780
    addi r1 r0 3
    jr r31
if_else.37520:
    mv r1 r0
    jr r31
iter_setup_dirvec_constants.4239:
    slt r3 r2 r0
    beq r3 r0 if_else.37521
    jr r31
if_else.37521:
    sll r3 r2 2
    lw r3 r3 10288
    lw r4 r1 4
    lw r5 r1 0
    lw r6 r3 4
    addi r7 r0 1
    slt r28 r6 r7
    slt r7 r7 r6
    add r28 r7 r28
    slti r7 r28 1
    beq r7 r0 if_else.37523
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    swcZ f0 r30 12
    swcZ f0 r30 16
    swcZ f0 r30 20
    mv r6 r30
    addi r30 r30 24
    lwcZ f0 r5 0
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37525
    flui f0 0
    swcZ f0 r6 4
    j feq_cont.37526
feq_else.37525:
    lw r7 r3 24
    lwcZ f0 r5 0
    flui f1 0
    fclt f0 f1
    bc1f fless_else.37527
    addi r8 r0 1
    j fless_cont.37528
fless_else.37527:
    mv r8 r0
fless_cont.37528:
    beq r7 r0 if_else.37529
    beq r8 r0 if_else.37531
    mv r7 r0
    j if_cont.37532
if_else.37531:
    addi r7 r0 1
if_cont.37532:
    j if_cont.37530
if_else.37529:
    mv r7 r8
if_cont.37530:
    lw r8 r3 16
    lwcZ f0 r8 0
    beq r7 r0 if_else.37533
    j if_cont.37534
if_else.37533:
    fneg f0 f0
if_cont.37534:
    swcZ f0 r6 0
    flui f0 16256
    lwcZ f1 r5 0
    finv_init f2 f1
    flui f3 16384
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r6 4
feq_cont.37526:
    lwcZ f0 r5 4
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37535
    flui f0 0
    swcZ f0 r6 12
    j feq_cont.37536
feq_else.37535:
    lw r7 r3 24
    lwcZ f0 r5 4
    flui f1 0
    fclt f0 f1
    bc1f fless_else.37537
    addi r8 r0 1
    j fless_cont.37538
fless_else.37537:
    mv r8 r0
fless_cont.37538:
    beq r7 r0 if_else.37539
    beq r8 r0 if_else.37541
    mv r7 r0
    j if_cont.37542
if_else.37541:
    addi r7 r0 1
if_cont.37542:
    j if_cont.37540
if_else.37539:
    mv r7 r8
if_cont.37540:
    lw r8 r3 16
    lwcZ f0 r8 4
    beq r7 r0 if_else.37543
    j if_cont.37544
if_else.37543:
    fneg f0 f0
if_cont.37544:
    swcZ f0 r6 8
    flui f0 16256
    lwcZ f1 r5 4
    finv_init f2 f1
    flui f3 16384
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r6 12
feq_cont.37536:
    lwcZ f0 r5 8
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37545
    flui f0 0
    swcZ f0 r6 20
    j feq_cont.37546
feq_else.37545:
    lw r7 r3 24
    lwcZ f0 r5 8
    flui f1 0
    fclt f0 f1
    bc1f fless_else.37547
    addi r8 r0 1
    j fless_cont.37548
fless_else.37547:
    mv r8 r0
fless_cont.37548:
    beq r7 r0 if_else.37549
    beq r8 r0 if_else.37551
    mv r7 r0
    j if_cont.37552
if_else.37551:
    addi r7 r0 1
if_cont.37552:
    j if_cont.37550
if_else.37549:
    mv r7 r8
if_cont.37550:
    lw r3 r3 16
    lwcZ f0 r3 8
    beq r7 r0 if_else.37553
    j if_cont.37554
if_else.37553:
    fneg f0 f0
if_cont.37554:
    swcZ f0 r6 16
    flui f0 16256
    lwcZ f1 r5 8
    finv_init f2 f1
    flui f3 16384
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r6 20
feq_cont.37546:
    sll r3 r2 2
    add r28 r4 r3
    sw r6 r28 0
    j if_cont.37524
if_else.37523:
    addi r7 r0 2
    slt r28 r6 r7
    slt r6 r7 r6
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37555
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    swcZ f0 r30 12
    mv r6 r30
    addi r30 r30 16
    lwcZ f0 r5 0
    lw r7 r3 16
    lwcZ f1 r7 0
    fmul f0 f0 f1
    lwcZ f1 r5 4
    lw r7 r3 16
    lwcZ f2 r7 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r5 8
    lw r5 r3 16
    lwcZ f2 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    fclt f1 f0
    bc1f fless_else.37557
    addi r5 r0 1
    j fless_cont.37558
fless_else.37557:
    mv r5 r0
fless_cont.37558:
    beq r5 r0 if_else.37559
    flui f1 -16512
    finv_init f2 f0
    flui f3 16384
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r6 0
    lw r5 r3 16
    lwcZ f1 r5 0
    finv_init f2 f0
    flui f3 16384
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r6 4
    lw r5 r3 16
    lwcZ f1 r5 4
    finv_init f2 f0
    flui f3 16384
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r6 8
    lw r3 r3 16
    lwcZ f1 r3 8
    finv_init f2 f0
    flui f3 16384
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r6 12
    j if_cont.37560
if_else.37559:
    flui f0 0
    swcZ f0 r6 0
if_cont.37560:
    sll r3 r2 2
    add r28 r4 r3
    sw r6 r28 0
    j if_cont.37556
if_else.37555:
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    swcZ f0 r30 12
    swcZ f0 r30 16
    mv r6 r30
    addi r30 r30 20
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    fmul f3 f0 f0
    lw r7 r3 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r3 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r3 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r3 12
    slt r28 r7 r0
    slt r7 r0 r7
    add r28 r7 r28
    slti r7 r28 1
    beq r7 r0 if_else.37561
    fmv f0 f3
    j if_cont.37562
if_else.37561:
    fmul f4 f1 f2
    lw r7 r3 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r3 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r7 r3 36
    lwcZ f1 r7 8
    fmul f0 f0 f1
    fadd f0 f2 f0
if_cont.37562:
    lwcZ f1 r5 0
    lw r7 r3 16
    lwcZ f2 r7 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r5 4
    lw r7 r3 16
    lwcZ f3 r7 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r5 8
    lw r7 r3 16
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r6 0
    lw r7 r3 12
    slt r28 r7 r0
    slt r7 r0 r7
    add r28 r7 r28
    slti r7 r28 1
    beq r7 r0 if_else.37563
    swcZ f1 r6 4
    swcZ f2 r6 8
    swcZ f3 r6 12
    j if_cont.37564
if_else.37563:
    lwcZ f4 r5 8
    lw r7 r3 36
    lwcZ f5 r7 4
    fmul f4 f4 f5
    lwcZ f5 r5 4
    lw r7 r3 36
    lwcZ f6 r7 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r6 4
    lwcZ f1 r5 8
    lw r7 r3 36
    lwcZ f4 r7 0
    fmul f1 f1 f4
    lwcZ f4 r5 0
    lw r7 r3 36
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r6 8
    lwcZ f1 r5 4
    lw r7 r3 36
    lwcZ f2 r7 0
    fmul f1 f1 f2
    lwcZ f2 r5 0
    lw r3 r3 36
    lwcZ f4 r3 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r6 12
if_cont.37564:
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.37565
    j feq_cont.37566
feq_else.37565:
    flui f1 16256
    finv_init f2 f0
    flui f3 16384
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r6 16
feq_cont.37566:
    sll r3 r2 2
    add r28 r4 r3
    sw r6 r28 0
if_cont.37556:
if_cont.37524:
    subi r2 r2 1
    j iter_setup_dirvec_constants.4239
setup_startp_constants.4264:
    slt r3 r2 r0
    beq r3 r0 if_else.37567
    jr r31
if_else.37567:
    sll r3 r2 2
    lw r3 r3 10288
    lw r4 r3 40
    lw r5 r3 4
    lwcZ f0 r1 0
    lw r6 r3 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    swcZ f0 r4 0
    lwcZ f0 r1 4
    lw r6 r3 20
    lwcZ f1 r6 4
    fsub f0 f0 f1
    swcZ f0 r4 4
    lwcZ f0 r1 8
    lw r6 r3 20
    lwcZ f1 r6 8
    fsub f0 f0 f1
    swcZ f0 r4 8
    addi r6 r0 2
    slt r28 r5 r6
    slt r6 r6 r5
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37569
    lw r3 r3 16
    lwcZ f0 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r4 8
    lwcZ f3 r3 0
    fmul f0 f3 f0
    lwcZ f3 r3 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r4 12
    j if_cont.37570
if_else.37569:
    addi r6 r0 2
    slt r6 r6 r5
    beq r6 r0 if_else.37571
    lwcZ f0 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r4 8
    fmul f3 f0 f0
    lw r6 r3 16
    lwcZ f4 r6 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r6 r3 16
    lwcZ f5 r6 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r6 r3 16
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r6 r3 12
    slt r28 r6 r0
    slt r6 r0 r6
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37573
    fmv f0 f3
    j if_cont.37574
if_else.37573:
    fmul f4 f1 f2
    lw r6 r3 36
    lwcZ f5 r6 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r6 r3 36
    lwcZ f4 r6 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r3 r3 36
    lwcZ f1 r3 8
    fmul f0 f0 f1
    fadd f0 f2 f0
if_cont.37574:
    addi r3 r0 3
    slt r28 r5 r3
    slt r3 r3 r5
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37575
    flui f1 16256
    fsub f0 f0 f1
    j if_cont.37576
if_else.37575:
if_cont.37576:
    swcZ f0 r4 12
    j if_cont.37572
if_else.37571:
if_cont.37572:
if_cont.37570:
    subi r2 r2 1
    j setup_startp_constants.4264
check_all_inside.4378:
    sll r3 r1 2
    add r28 r2 r3
    lw r3 r28 0
    addi r4 r0 -1
    slt r28 r3 r4
    slt r4 r4 r3
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37577
    addi r1 r0 1
    jr r31
if_else.37577:
    sll r3 r3 2
    lw r3 r3 10288
    lw r4 r3 20
    lwcZ f3 r4 0
    fsub f3 f0 f3
    lw r4 r3 20
    lwcZ f4 r4 4
    fsub f4 f1 f4
    lw r4 r3 20
    lwcZ f5 r4 8
    fsub f5 f2 f5
    lw r4 r3 4
    addi r5 r0 1
    slt r28 r4 r5
    slt r5 r5 r4
    add r28 r5 r28
    slti r5 r28 1
    beq r5 r0 if_else.37578
    flui f6 0
    fclt f3 f6
    bc1f fless_else.37580
    fneg f3 f3
    j fless_cont.37581
fless_else.37580:
fless_cont.37581:
    lw r4 r3 16
    lwcZ f6 r4 0
    fclt f3 f6
    bc1f fless_else.37582
    flui f3 0
    fclt f4 f3
    bc1f fless_else.37584
    fneg f3 f4
    j fless_cont.37585
fless_else.37584:
    fmv f3 f4
fless_cont.37585:
    lw r4 r3 16
    lwcZ f4 r4 4
    fclt f3 f4
    bc1f fless_else.37586
    flui f3 0
    fclt f5 f3
    bc1f fless_else.37588
    fneg f3 f5
    j fless_cont.37589
fless_else.37588:
    fmv f3 f5
fless_cont.37589:
    lw r4 r3 16
    lwcZ f4 r4 8
    fclt f3 f4
    bc1f fless_else.37590
    addi r4 r0 1
    j fless_cont.37591
fless_else.37590:
    mv r4 r0
fless_cont.37591:
    j fless_cont.37587
fless_else.37586:
    mv r4 r0
fless_cont.37587:
    j fless_cont.37583
fless_else.37582:
    mv r4 r0
fless_cont.37583:
    beq r4 r0 if_else.37592
    lw r3 r3 24
    j if_cont.37593
if_else.37592:
    lw r3 r3 24
    beq r3 r0 if_else.37594
    mv r3 r0
    j if_cont.37595
if_else.37594:
    addi r3 r0 1
if_cont.37595:
if_cont.37593:
    j if_cont.37579
if_else.37578:
    addi r5 r0 2
    slt r28 r4 r5
    slt r4 r5 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37596
    lw r4 r3 16
    lwcZ f6 r4 0
    fmul f3 f6 f3
    lwcZ f6 r4 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37598
    addi r4 r0 1
    j fless_cont.37599
fless_else.37598:
    mv r4 r0
fless_cont.37599:
    beq r3 r0 if_else.37600
    beq r4 r0 if_else.37602
    mv r3 r0
    j if_cont.37603
if_else.37602:
    addi r3 r0 1
if_cont.37603:
    j if_cont.37601
if_else.37600:
    mv r3 r4
if_cont.37601:
    beq r3 r0 if_else.37604
    mv r3 r0
    j if_cont.37605
if_else.37604:
    addi r3 r0 1
if_cont.37605:
    j if_cont.37597
if_else.37596:
    fmul f6 f3 f3
    lw r4 r3 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r3 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r3 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r3 12
    slt r28 r4 r0
    slt r4 r0 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37606
    fmv f3 f6
    j if_cont.37607
if_else.37606:
    fmul f7 f4 f5
    lw r4 r3 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r3 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r3 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
if_cont.37607:
    lw r4 r3 4
    addi r5 r0 3
    slt r28 r4 r5
    slt r4 r5 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37608
    flui f4 16256
    fsub f3 f3 f4
    j if_cont.37609
if_else.37608:
if_cont.37609:
    lw r3 r3 24
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37610
    addi r4 r0 1
    j fless_cont.37611
fless_else.37610:
    mv r4 r0
fless_cont.37611:
    beq r3 r0 if_else.37612
    beq r4 r0 if_else.37614
    mv r3 r0
    j if_cont.37615
if_else.37614:
    addi r3 r0 1
if_cont.37615:
    j if_cont.37613
if_else.37612:
    mv r3 r4
if_cont.37613:
    beq r3 r0 if_else.37616
    mv r3 r0
    j if_cont.37617
if_else.37616:
    addi r3 r0 1
if_cont.37617:
if_cont.37597:
if_cont.37579:
    beq r3 r0 if_else.37618
    mv r1 r0
    jr r31
if_else.37618:
    addi r1 r1 1
    sll r3 r1 2
    add r28 r2 r3
    lw r3 r28 0
    addi r4 r0 -1
    slt r28 r3 r4
    slt r4 r4 r3
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37619
    addi r1 r0 1
    jr r31
if_else.37619:
    sll r3 r3 2
    lw r3 r3 10288
    lw r4 r3 20
    lwcZ f3 r4 0
    fsub f3 f0 f3
    lw r4 r3 20
    lwcZ f4 r4 4
    fsub f4 f1 f4
    lw r4 r3 20
    lwcZ f5 r4 8
    fsub f5 f2 f5
    lw r4 r3 4
    addi r5 r0 1
    slt r28 r4 r5
    slt r5 r5 r4
    add r28 r5 r28
    slti r5 r28 1
    beq r5 r0 if_else.37620
    flui f6 0
    fclt f3 f6
    bc1f fless_else.37622
    fneg f3 f3
    j fless_cont.37623
fless_else.37622:
fless_cont.37623:
    lw r4 r3 16
    lwcZ f6 r4 0
    fclt f3 f6
    bc1f fless_else.37624
    flui f3 0
    fclt f4 f3
    bc1f fless_else.37626
    fneg f3 f4
    j fless_cont.37627
fless_else.37626:
    fmv f3 f4
fless_cont.37627:
    lw r4 r3 16
    lwcZ f4 r4 4
    fclt f3 f4
    bc1f fless_else.37628
    flui f3 0
    fclt f5 f3
    bc1f fless_else.37630
    fneg f3 f5
    j fless_cont.37631
fless_else.37630:
    fmv f3 f5
fless_cont.37631:
    lw r4 r3 16
    lwcZ f4 r4 8
    fclt f3 f4
    bc1f fless_else.37632
    addi r4 r0 1
    j fless_cont.37633
fless_else.37632:
    mv r4 r0
fless_cont.37633:
    j fless_cont.37629
fless_else.37628:
    mv r4 r0
fless_cont.37629:
    j fless_cont.37625
fless_else.37624:
    mv r4 r0
fless_cont.37625:
    beq r4 r0 if_else.37634
    lw r3 r3 24
    j if_cont.37635
if_else.37634:
    lw r3 r3 24
    beq r3 r0 if_else.37636
    mv r3 r0
    j if_cont.37637
if_else.37636:
    addi r3 r0 1
if_cont.37637:
if_cont.37635:
    j if_cont.37621
if_else.37620:
    addi r5 r0 2
    slt r28 r4 r5
    slt r4 r5 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37638
    lw r4 r3 16
    lwcZ f6 r4 0
    fmul f3 f6 f3
    lwcZ f6 r4 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37640
    addi r4 r0 1
    j fless_cont.37641
fless_else.37640:
    mv r4 r0
fless_cont.37641:
    beq r3 r0 if_else.37642
    beq r4 r0 if_else.37644
    mv r3 r0
    j if_cont.37645
if_else.37644:
    addi r3 r0 1
if_cont.37645:
    j if_cont.37643
if_else.37642:
    mv r3 r4
if_cont.37643:
    beq r3 r0 if_else.37646
    mv r3 r0
    j if_cont.37647
if_else.37646:
    addi r3 r0 1
if_cont.37647:
    j if_cont.37639
if_else.37638:
    fmul f6 f3 f3
    lw r4 r3 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r3 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r3 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r3 12
    slt r28 r4 r0
    slt r4 r0 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37648
    fmv f3 f6
    j if_cont.37649
if_else.37648:
    fmul f7 f4 f5
    lw r4 r3 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r3 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r3 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
if_cont.37649:
    lw r4 r3 4
    addi r5 r0 3
    slt r28 r4 r5
    slt r4 r5 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37650
    flui f4 16256
    fsub f3 f3 f4
    j if_cont.37651
if_else.37650:
if_cont.37651:
    lw r3 r3 24
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37652
    addi r4 r0 1
    j fless_cont.37653
fless_else.37652:
    mv r4 r0
fless_cont.37653:
    beq r3 r0 if_else.37654
    beq r4 r0 if_else.37656
    mv r3 r0
    j if_cont.37657
if_else.37656:
    addi r3 r0 1
if_cont.37657:
    j if_cont.37655
if_else.37654:
    mv r3 r4
if_cont.37655:
    beq r3 r0 if_else.37658
    mv r3 r0
    j if_cont.37659
if_else.37658:
    addi r3 r0 1
if_cont.37659:
if_cont.37639:
if_cont.37621:
    beq r3 r0 if_else.37660
    mv r1 r0
    jr r31
if_else.37660:
    addi r1 r1 1
    j check_all_inside.4378
shadow_check_and_group.4392:
    sll r3 r1 2
    add r28 r2 r3
    lw r3 r28 0
    addi r4 r0 -1
    slt r28 r3 r4
    slt r3 r4 r3
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37661
    mv r1 r0
    jr r31
if_else.37661:
    sll r3 r1 2
    add r28 r2 r3
    lw r3 r28 0
    sll r4 r3 2
    lw r4 r4 10288
    lwcZ f0 r0 10792
    lw r5 r4 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r0 10796
    lw r5 r4 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r0 10800
    lw r5 r4 20
    lwcZ f3 r5 8
    fsub f2 f2 f3
    lw r5 r0 11232
    sll r6 r3 2
    add r28 r5 r6
    lw r5 r28 0
    lw r6 r4 4
    addi r7 r0 1
    slt r28 r6 r7
    slt r7 r7 r6
    add r28 r7 r28
    slti r7 r28 1
    sw r3 r29 0
    sw r1 r29 4
    sw r2 r29 8
    beq r7 r0 if_else.37662
    lw r6 r0 11228
    mv r3 r5
    mv r2 r6
    mv r1 r4
    sw r31 r29 12
    addi r29 r29 16
    jal solver_rect_fast.3799
    subi r29 r29 16
    lw r31 r29 12
    j if_cont.37663
if_else.37662:
    addi r7 r0 2
    slt r28 r6 r7
    slt r6 r7 r6
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37664
    lwcZ f3 r5 0
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37666
    addi r4 r0 1
    j fless_cont.37667
fless_else.37666:
    mv r4 r0
fless_cont.37667:
    beq r4 r0 if_else.37668
    lwcZ f3 r5 4
    fmul f0 f3 f0
    lwcZ f3 r5 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r5 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r0 10780
    addi r1 r0 1
    j if_cont.37669
if_else.37668:
    mv r1 r0
if_cont.37669:
    j if_cont.37665
if_else.37664:
    lwcZ f3 r5 0
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f feq_else.37670
    mv r1 r0
    j feq_cont.37671
feq_else.37670:
    lwcZ f4 r5 4
    fmul f4 f4 f0
    lwcZ f5 r5 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r5 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r6 r4 16
    lwcZ f6 r6 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r6 r4 16
    lwcZ f7 r6 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r6 r4 16
    lwcZ f7 r6 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r6 r4 12
    slt r28 r6 r0
    slt r6 r0 r6
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37672
    fmv f0 f5
    j if_cont.37673
if_else.37672:
    fmul f6 f1 f2
    lw r6 r4 36
    lwcZ f7 r6 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r6 r4 36
    lwcZ f6 r6 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r6 r4 36
    lwcZ f1 r6 8
    fmul f0 f0 f1
    fadd f0 f2 f0
if_cont.37673:
    lw r6 r4 4
    addi r7 r0 3
    slt r28 r6 r7
    slt r6 r7 r6
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37674
    flui f1 16256
    fsub f0 f0 f1
    j if_cont.37675
if_else.37674:
if_cont.37675:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    fclt f1 f0
    bc1f fless_else.37676
    addi r6 r0 1
    j fless_cont.37677
fless_else.37676:
    mv r6 r0
fless_cont.37677:
    beq r6 r0 if_else.37678
    lw r4 r4 24
    beq r4 r0 if_else.37680
    sqrt_init f1 f0
    fmul f0 f0 f1
    flui f2 16320
    flui f3 16128
    fmul f1 f3 f1
    fmul f1 f1 f0
    fsub f1 f2 f1
    fmul f0 f0 f1
    fadd f0 f4 f0
    lwcZ f1 r5 16
    fmul f0 f0 f1
    swcZ f0 r0 10780
    j if_cont.37681
if_else.37680:
    sqrt_init f1 f0
    fmul f0 f0 f1
    flui f2 16320
    flui f3 16128
    fmul f1 f3 f1
    fmul f1 f1 f0
    fsub f1 f2 f1
    fmul f0 f0 f1
    fsub f0 f4 f0
    lwcZ f1 r5 16
    fmul f0 f0 f1
    swcZ f0 r0 10780
if_cont.37681:
    addi r1 r0 1
    j if_cont.37679
if_else.37678:
    mv r1 r0
if_cont.37679:
feq_cont.37671:
if_cont.37665:
if_cont.37663:
    lwcZ f0 r0 10780
    slt r28 r1 r0
    slt r1 r0 r1
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.37682
    mv r1 r0
    j if_cont.37683
if_else.37682:
    flui f1 -16820
    fori f1 f1 -13107
    fclt f0 f1
    bc1f fless_else.37684
    addi r1 r0 1
    j fless_cont.37685
fless_else.37684:
    mv r1 r0
fless_cont.37685:
if_cont.37683:
    beq r1 r0 if_else.37686
    flui f1 15395
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r0 10552
    fmul f1 f1 f0
    lwcZ f2 r0 10792
    fadd f1 f1 f2
    lwcZ f2 r0 10556
    fmul f2 f2 f0
    lwcZ f3 r0 10796
    fadd f2 f2 f3
    lwcZ f3 r0 10560
    fmul f0 f3 f0
    lwcZ f3 r0 10800
    fadd f0 f0 f3
    lw r2 r29 8
    lw r1 r2 0
    addi r3 r0 -1
    slt r28 r1 r3
    slt r3 r3 r1
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37687
    addi r1 r0 1
    j if_cont.37688
if_else.37687:
    sll r1 r1 2
    lw r1 r1 10288
    lw r3 r1 20
    lwcZ f3 r3 0
    fsub f3 f1 f3
    lw r3 r1 20
    lwcZ f4 r3 4
    fsub f4 f2 f4
    lw r3 r1 20
    lwcZ f5 r3 8
    fsub f5 f0 f5
    lw r3 r1 4
    addi r4 r0 1
    slt r28 r3 r4
    slt r4 r4 r3
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37689
    flui f6 0
    fclt f3 f6
    bc1f fless_else.37691
    fneg f3 f3
    j fless_cont.37692
fless_else.37691:
fless_cont.37692:
    lw r3 r1 16
    lwcZ f6 r3 0
    fclt f3 f6
    bc1f fless_else.37693
    flui f3 0
    fclt f4 f3
    bc1f fless_else.37695
    fneg f3 f4
    j fless_cont.37696
fless_else.37695:
    fmv f3 f4
fless_cont.37696:
    lw r3 r1 16
    lwcZ f4 r3 4
    fclt f3 f4
    bc1f fless_else.37697
    flui f3 0
    fclt f5 f3
    bc1f fless_else.37699
    fneg f3 f5
    j fless_cont.37700
fless_else.37699:
    fmv f3 f5
fless_cont.37700:
    lw r3 r1 16
    lwcZ f4 r3 8
    fclt f3 f4
    bc1f fless_else.37701
    addi r3 r0 1
    j fless_cont.37702
fless_else.37701:
    mv r3 r0
fless_cont.37702:
    j fless_cont.37698
fless_else.37697:
    mv r3 r0
fless_cont.37698:
    j fless_cont.37694
fless_else.37693:
    mv r3 r0
fless_cont.37694:
    beq r3 r0 if_else.37703
    lw r1 r1 24
    j if_cont.37704
if_else.37703:
    lw r1 r1 24
    beq r1 r0 if_else.37705
    mv r1 r0
    j if_cont.37706
if_else.37705:
    addi r1 r0 1
if_cont.37706:
if_cont.37704:
    j if_cont.37690
if_else.37689:
    addi r4 r0 2
    slt r28 r3 r4
    slt r3 r4 r3
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37707
    lw r3 r1 16
    lwcZ f6 r3 0
    fmul f3 f6 f3
    lwcZ f6 r3 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r1 r1 24
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37709
    addi r3 r0 1
    j fless_cont.37710
fless_else.37709:
    mv r3 r0
fless_cont.37710:
    beq r1 r0 if_else.37711
    beq r3 r0 if_else.37713
    mv r1 r0
    j if_cont.37714
if_else.37713:
    addi r1 r0 1
if_cont.37714:
    j if_cont.37712
if_else.37711:
    mv r1 r3
if_cont.37712:
    beq r1 r0 if_else.37715
    mv r1 r0
    j if_cont.37716
if_else.37715:
    addi r1 r0 1
if_cont.37716:
    j if_cont.37708
if_else.37707:
    fmul f6 f3 f3
    lw r3 r1 16
    lwcZ f7 r3 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r3 r1 16
    lwcZ f8 r3 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r3 r1 16
    lwcZ f8 r3 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r3 r1 12
    slt r28 r3 r0
    slt r3 r0 r3
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37717
    fmv f3 f6
    j if_cont.37718
if_else.37717:
    fmul f7 f4 f5
    lw r3 r1 36
    lwcZ f8 r3 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r3 r1 36
    lwcZ f4 r3 8
    fmul f3 f3 f4
    fadd f3 f5 f3
if_cont.37718:
    lw r3 r1 4
    addi r4 r0 3
    slt r28 r3 r4
    slt r3 r4 r3
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37719
    flui f4 16256
    fsub f3 f3 f4
    j if_cont.37720
if_else.37719:
if_cont.37720:
    lw r1 r1 24
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37721
    addi r3 r0 1
    j fless_cont.37722
fless_else.37721:
    mv r3 r0
fless_cont.37722:
    beq r1 r0 if_else.37723
    beq r3 r0 if_else.37725
    mv r1 r0
    j if_cont.37726
if_else.37725:
    addi r1 r0 1
if_cont.37726:
    j if_cont.37724
if_else.37723:
    mv r1 r3
if_cont.37724:
    beq r1 r0 if_else.37727
    mv r1 r0
    j if_cont.37728
if_else.37727:
    addi r1 r0 1
if_cont.37728:
if_cont.37708:
if_cont.37690:
    beq r1 r0 if_else.37729
    mv r1 r0
    j if_cont.37730
if_else.37729:
    addi r1 r0 1
    fmv f30 f2
    fmv f2 f0
    fmv f0 f1
    fmv f1 f30
    sw r31 r29 12
    addi r29 r29 16
    jal check_all_inside.4378
    subi r29 r29 16
    lw r31 r29 12
if_cont.37730:
if_cont.37688:
    beq r1 r0 if_else.37731
    addi r1 r0 1
    jr r31
if_else.37731:
    lw r1 r29 4
    addi r1 r1 1
    lw r2 r29 8
    j shadow_check_and_group.4392
if_else.37686:
    lw r1 r29 0
    sll r1 r1 2
    lw r1 r1 10288
    lw r1 r1 24
    beq r1 r0 if_else.37732
    lw r1 r29 4
    addi r1 r1 1
    lw r2 r29 8
    j shadow_check_and_group.4392
if_else.37732:
    mv r1 r0
    jr r31
shadow_check_one_or_group.4435:
    sll r3 r1 2
    add r28 r2 r3
    lw r3 r28 0
    addi r4 r0 -1
    slt r28 r3 r4
    slt r4 r4 r3
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37733
    mv r1 r0
    jr r31
if_else.37733:
    sll r3 r3 2
    lw r3 r3 10572
    sw r2 r29 0
    sw r1 r29 4
    mv r2 r3
    mv r1 r0
    sw r31 r29 8
    addi r29 r29 12
    jal shadow_check_and_group.4392
    subi r29 r29 12
    lw r31 r29 8
    beq r1 r0 if_else.37734
    addi r1 r0 1
    jr r31
if_else.37734:
    lw r1 r29 4
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 0
    add r28 r3 r2
    lw r2 r28 0
    addi r4 r0 -1
    slt r28 r2 r4
    slt r4 r4 r2
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37735
    mv r1 r0
    jr r31
if_else.37735:
    sll r2 r2 2
    lw r2 r2 10572
    sw r1 r29 8
    mv r1 r0
    sw r31 r29 12
    addi r29 r29 16
    jal shadow_check_and_group.4392
    subi r29 r29 16
    lw r31 r29 12
    beq r1 r0 if_else.37736
    addi r1 r0 1
    jr r31
if_else.37736:
    lw r1 r29 8
    addi r1 r1 1
    lw r2 r29 0
    j shadow_check_one_or_group.4435
shadow_check_one_or_matrix.4447:
    sll r3 r1 2
    add r28 r2 r3
    lw r3 r28 0
    lw r4 r3 0
    addi r5 r0 -1
    slt r28 r4 r5
    slt r5 r5 r4
    add r28 r5 r28
    slti r5 r28 1
    beq r5 r0 if_else.37737
    mv r1 r0
    jr r31
if_else.37737:
    addi r5 r0 99
    slt r28 r4 r5
    slt r5 r5 r4
    add r28 r5 r28
    slti r5 r28 1
    sw r2 r29 0
    sw r1 r29 4
    sw r3 r29 8
    beq r5 r0 if_else.37738
    addi r1 r0 1
    j if_cont.37739
if_else.37738:
    sll r5 r4 2
    lw r5 r5 10288
    lwcZ f0 r0 10792
    lw r6 r5 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r0 10796
    lw r6 r5 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r0 10800
    lw r6 r5 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    lw r6 r0 11232
    sll r4 r4 2
    add r28 r6 r4
    lw r4 r28 0
    lw r6 r5 4
    addi r7 r0 1
    slt r28 r6 r7
    slt r7 r7 r6
    add r28 r7 r28
    slti r7 r28 1
    beq r7 r0 if_else.37740
    lw r6 r0 11228
    mv r3 r4
    mv r2 r6
    mv r1 r5
    sw r31 r29 12
    addi r29 r29 16
    jal solver_rect_fast.3799
    subi r29 r29 16
    lw r31 r29 12
    j if_cont.37741
if_else.37740:
    addi r7 r0 2
    slt r28 r6 r7
    slt r6 r7 r6
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37742
    lwcZ f3 r4 0
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37744
    addi r5 r0 1
    j fless_cont.37745
fless_else.37744:
    mv r5 r0
fless_cont.37745:
    beq r5 r0 if_else.37746
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r0 10780
    addi r1 r0 1
    j if_cont.37747
if_else.37746:
    mv r1 r0
if_cont.37747:
    j if_cont.37743
if_else.37742:
    lwcZ f3 r4 0
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f feq_else.37748
    mv r1 r0
    j feq_cont.37749
feq_else.37748:
    lwcZ f4 r4 4
    fmul f4 f4 f0
    lwcZ f5 r4 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r4 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r6 r5 16
    lwcZ f6 r6 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r6 r5 16
    lwcZ f7 r6 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r6 r5 16
    lwcZ f7 r6 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r6 r5 12
    slt r28 r6 r0
    slt r6 r0 r6
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37750
    fmv f0 f5
    j if_cont.37751
if_else.37750:
    fmul f6 f1 f2
    lw r6 r5 36
    lwcZ f7 r6 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r6 r5 36
    lwcZ f6 r6 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r6 r5 36
    lwcZ f1 r6 8
    fmul f0 f0 f1
    fadd f0 f2 f0
if_cont.37751:
    lw r6 r5 4
    addi r7 r0 3
    slt r28 r6 r7
    slt r6 r7 r6
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37752
    flui f1 16256
    fsub f0 f0 f1
    j if_cont.37753
if_else.37752:
if_cont.37753:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    fclt f1 f0
    bc1f fless_else.37754
    addi r6 r0 1
    j fless_cont.37755
fless_else.37754:
    mv r6 r0
fless_cont.37755:
    beq r6 r0 if_else.37756
    lw r5 r5 24
    beq r5 r0 if_else.37758
    sqrt_init f1 f0
    fmul f0 f0 f1
    flui f2 16320
    flui f3 16128
    fmul f1 f3 f1
    fmul f1 f1 f0
    fsub f1 f2 f1
    fmul f0 f0 f1
    fadd f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    swcZ f0 r0 10780
    j if_cont.37759
if_else.37758:
    sqrt_init f1 f0
    fmul f0 f0 f1
    flui f2 16320
    flui f3 16128
    fmul f1 f3 f1
    fmul f1 f1 f0
    fsub f1 f2 f1
    fmul f0 f0 f1
    fsub f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    swcZ f0 r0 10780
if_cont.37759:
    addi r1 r0 1
    j if_cont.37757
if_else.37756:
    mv r1 r0
if_cont.37757:
feq_cont.37749:
if_cont.37743:
if_cont.37741:
    slt r28 r1 r0
    slt r1 r0 r1
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.37760
    mv r1 r0
    j if_cont.37761
if_else.37760:
    lwcZ f0 r0 10780
    flui f1 -16948
    fori f1 f1 -13107
    fclt f0 f1
    bc1f fless_else.37762
    lw r1 r29 8
    lw r2 r1 4
    addi r3 r0 -1
    slt r28 r2 r3
    slt r3 r3 r2
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37764
    mv r1 r0
    j if_cont.37765
if_else.37764:
    sll r2 r2 2
    lw r2 r2 10572
    mv r1 r0
    sw r31 r29 12
    addi r29 r29 16
    jal shadow_check_and_group.4392
    subi r29 r29 16
    lw r31 r29 12
    beq r1 r0 if_else.37766
    addi r1 r0 1
    j if_cont.37767
if_else.37766:
    addi r1 r0 2
    lw r2 r29 8
    sw r31 r29 12
    addi r29 r29 16
    jal shadow_check_one_or_group.4435
    subi r29 r29 16
    lw r31 r29 12
if_cont.37767:
if_cont.37765:
    beq r1 r0 if_else.37768
    addi r1 r0 1
    j if_cont.37769
if_else.37768:
    mv r1 r0
if_cont.37769:
    j fless_cont.37763
fless_else.37762:
    mv r1 r0
fless_cont.37763:
if_cont.37761:
if_cont.37739:
    beq r1 r0 if_else.37770
    lw r1 r29 8
    lw r2 r1 4
    addi r3 r0 -1
    slt r28 r2 r3
    slt r3 r3 r2
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37771
    mv r1 r0
    j if_cont.37772
if_else.37771:
    sll r2 r2 2
    lw r2 r2 10572
    mv r1 r0
    sw r31 r29 12
    addi r29 r29 16
    jal shadow_check_and_group.4392
    subi r29 r29 16
    lw r31 r29 12
    beq r1 r0 if_else.37773
    addi r1 r0 1
    j if_cont.37774
if_else.37773:
    addi r1 r0 2
    lw r2 r29 8
    sw r31 r29 12
    addi r29 r29 16
    jal shadow_check_one_or_group.4435
    subi r29 r29 16
    lw r31 r29 12
if_cont.37774:
if_cont.37772:
    beq r1 r0 if_else.37775
    addi r1 r0 1
    jr r31
if_else.37775:
    lw r1 r29 4
    addi r1 r1 1
    lw r2 r29 0
    j shadow_check_one_or_matrix.4447
if_else.37770:
    lw r1 r29 4
    addi r1 r1 1
    lw r2 r29 0
    j shadow_check_one_or_matrix.4447
solve_each_element.4473:
    sll r4 r1 2
    add r28 r2 r4
    lw r4 r28 0
    addi r5 r0 -1
    slt r28 r4 r5
    slt r5 r5 r4
    add r28 r5 r28
    slti r5 r28 1
    beq r5 r0 if_else.37776
    jr r31
if_else.37776:
    sll r5 r4 2
    lw r5 r5 10288
    lwcZ f0 r0 10876
    lw r6 r5 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r0 10880
    lw r6 r5 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r0 10884
    lw r6 r5 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    lw r6 r5 4
    addi r7 r0 1
    slt r28 r6 r7
    slt r7 r7 r6
    add r28 r7 r28
    slti r7 r28 1
    sw r4 r29 0
    sw r1 r29 4
    sw r3 r29 8
    sw r2 r29 12
    beq r7 r0 if_else.37778
    lwcZ f3 r3 0
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f feq_else.37780
    mv r6 r0
    j feq_cont.37781
feq_else.37780:
    lw r6 r5 16
    lw r7 r5 24
    lwcZ f3 r3 0
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37782
    addi r8 r0 1
    j fless_cont.37783
fless_else.37782:
    mv r8 r0
fless_cont.37783:
    beq r7 r0 if_else.37784
    beq r8 r0 if_else.37786
    mv r7 r0
    j if_cont.37787
if_else.37786:
    addi r7 r0 1
if_cont.37787:
    j if_cont.37785
if_else.37784:
    mv r7 r8
if_cont.37785:
    lwcZ f3 r6 0
    beq r7 r0 if_else.37788
    j if_cont.37789
if_else.37788:
    fneg f3 f3
if_cont.37789:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    finv_init f5 f4
    flui f6 16384
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37790
    fneg f4 f4
    j fless_cont.37791
fless_else.37790:
fless_cont.37791:
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f fless_else.37792
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37794
    fneg f4 f4
    j fless_cont.37795
fless_else.37794:
fless_cont.37795:
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f fless_else.37796
    swcZ f3 r0 10780
    addi r6 r0 1
    j fless_cont.37797
fless_else.37796:
    mv r6 r0
fless_cont.37797:
    j fless_cont.37793
fless_else.37792:
    mv r6 r0
fless_cont.37793:
feq_cont.37781:
    beq r6 r0 if_else.37798
    addi r1 r0 1
    j if_cont.37799
if_else.37798:
    lwcZ f3 r3 4
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f feq_else.37800
    mv r6 r0
    j feq_cont.37801
feq_else.37800:
    lw r6 r5 16
    lw r7 r5 24
    lwcZ f3 r3 4
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37802
    addi r8 r0 1
    j fless_cont.37803
fless_else.37802:
    mv r8 r0
fless_cont.37803:
    beq r7 r0 if_else.37804
    beq r8 r0 if_else.37806
    mv r7 r0
    j if_cont.37807
if_else.37806:
    addi r7 r0 1
if_cont.37807:
    j if_cont.37805
if_else.37804:
    mv r7 r8
if_cont.37805:
    lwcZ f3 r6 4
    beq r7 r0 if_else.37808
    j if_cont.37809
if_else.37808:
    fneg f3 f3
if_cont.37809:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    finv_init f5 f4
    flui f6 16384
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37810
    fneg f4 f4
    j fless_cont.37811
fless_else.37810:
fless_cont.37811:
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f fless_else.37812
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37814
    fneg f4 f4
    j fless_cont.37815
fless_else.37814:
fless_cont.37815:
    lwcZ f5 r6 0
    fclt f4 f5
    bc1f fless_else.37816
    swcZ f3 r0 10780
    addi r6 r0 1
    j fless_cont.37817
fless_else.37816:
    mv r6 r0
fless_cont.37817:
    j fless_cont.37813
fless_else.37812:
    mv r6 r0
fless_cont.37813:
feq_cont.37801:
    beq r6 r0 if_else.37818
    addi r1 r0 2
    j if_cont.37819
if_else.37818:
    lwcZ f3 r3 8
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f feq_else.37820
    mv r5 r0
    j feq_cont.37821
feq_else.37820:
    lw r6 r5 16
    lw r5 r5 24
    lwcZ f3 r3 8
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37822
    addi r7 r0 1
    j fless_cont.37823
fless_else.37822:
    mv r7 r0
fless_cont.37823:
    beq r5 r0 if_else.37824
    beq r7 r0 if_else.37826
    mv r5 r0
    j if_cont.37827
if_else.37826:
    addi r5 r0 1
if_cont.37827:
    j if_cont.37825
if_else.37824:
    mv r5 r7
if_cont.37825:
    lwcZ f3 r6 8
    beq r5 r0 if_else.37828
    j if_cont.37829
if_else.37828:
    fneg f3 f3
if_cont.37829:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    finv_init f4 f3
    flui f5 16384
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    fclt f0 f3
    bc1f fless_else.37830
    fneg f0 f0
    j fless_cont.37831
fless_else.37830:
fless_cont.37831:
    lwcZ f3 r6 0
    fclt f0 f3
    bc1f fless_else.37832
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    fclt f0 f1
    bc1f fless_else.37834
    fneg f0 f0
    j fless_cont.37835
fless_else.37834:
fless_cont.37835:
    lwcZ f1 r6 4
    fclt f0 f1
    bc1f fless_else.37836
    swcZ f2 r0 10780
    addi r5 r0 1
    j fless_cont.37837
fless_else.37836:
    mv r5 r0
fless_cont.37837:
    j fless_cont.37833
fless_else.37832:
    mv r5 r0
fless_cont.37833:
feq_cont.37821:
    beq r5 r0 if_else.37838
    addi r1 r0 3
    j if_cont.37839
if_else.37838:
    mv r1 r0
if_cont.37839:
if_cont.37819:
if_cont.37799:
    j if_cont.37779
if_else.37778:
    addi r7 r0 2
    slt r28 r6 r7
    slt r6 r7 r6
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37840
    lw r5 r5 16
    lwcZ f3 r3 0
    lwcZ f4 r5 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r5 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r5 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    fclt f4 f3
    bc1f fless_else.37842
    addi r6 r0 1
    j fless_cont.37843
fless_else.37842:
    mv r6 r0
fless_cont.37843:
    beq r6 r0 if_else.37844
    lwcZ f4 r5 0
    fmul f0 f4 f0
    lwcZ f4 r5 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    flui f2 16384
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r0 10780
    addi r1 r0 1
    j if_cont.37845
if_else.37844:
    mv r1 r0
if_cont.37845:
    j if_cont.37841
if_else.37840:
    mv r2 r3
    mv r1 r5
    sw r31 r29 16
    addi r29 r29 20
    jal solver_second.3739
    subi r29 r29 20
    lw r31 r29 16
if_cont.37841:
if_cont.37779:
    slt r28 r1 r0
    slt r2 r0 r1
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.37846
    lw r1 r29 0
    sll r1 r1 2
    lw r1 r1 10288
    lw r1 r1 24
    beq r1 r0 if_else.37847
    lw r1 r29 4
    addi r1 r1 1
    lw r2 r29 12
    lw r3 r29 8
    j solve_each_element.4473
if_else.37847:
    jr r31
if_else.37846:
    lwcZ f0 r0 10780
    flui f1 0
    fclt f1 f0
    bc1f fless_else.37849
    lwcZ f1 r0 10788
    fclt f0 f1
    bc1f fless_else.37851
    flui f1 15395
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r3 r29 8
    lwcZ f1 r3 0
    fmul f1 f1 f0
    lwcZ f2 r0 10876
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f2 f0
    lwcZ f3 r0 10880
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f0
    lwcZ f4 r0 10884
    fadd f3 f3 f4
    lw r2 r29 12
    lw r4 r2 0
    addi r5 r0 -1
    slt r28 r4 r5
    slt r5 r5 r4
    add r28 r5 r28
    slti r5 r28 1
    sw r1 r29 16
    swcZ f0 r29 20
    swcZ f3 r29 24
    swcZ f2 r29 28
    swcZ f1 r29 32
    beq r5 r0 if_else.37853
    addi r1 r0 1
    j if_cont.37854
if_else.37853:
    sll r4 r4 2
    lw r4 r4 10288
    lw r5 r4 20
    lwcZ f4 r5 0
    fsub f4 f1 f4
    lw r5 r4 20
    lwcZ f5 r5 4
    fsub f5 f2 f5
    lw r5 r4 20
    lwcZ f6 r5 8
    fsub f6 f3 f6
    lw r5 r4 4
    addi r6 r0 1
    slt r28 r5 r6
    slt r6 r6 r5
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37855
    flui f7 0
    fclt f4 f7
    bc1f fless_else.37857
    fneg f4 f4
    j fless_cont.37858
fless_else.37857:
fless_cont.37858:
    lw r5 r4 16
    lwcZ f7 r5 0
    fclt f4 f7
    bc1f fless_else.37859
    flui f4 0
    fclt f5 f4
    bc1f fless_else.37861
    fneg f4 f5
    j fless_cont.37862
fless_else.37861:
    fmv f4 f5
fless_cont.37862:
    lw r5 r4 16
    lwcZ f5 r5 4
    fclt f4 f5
    bc1f fless_else.37863
    flui f4 0
    fclt f6 f4
    bc1f fless_else.37865
    fneg f4 f6
    j fless_cont.37866
fless_else.37865:
    fmv f4 f6
fless_cont.37866:
    lw r5 r4 16
    lwcZ f5 r5 8
    fclt f4 f5
    bc1f fless_else.37867
    addi r5 r0 1
    j fless_cont.37868
fless_else.37867:
    mv r5 r0
fless_cont.37868:
    j fless_cont.37864
fless_else.37863:
    mv r5 r0
fless_cont.37864:
    j fless_cont.37860
fless_else.37859:
    mv r5 r0
fless_cont.37860:
    beq r5 r0 if_else.37869
    lw r4 r4 24
    j if_cont.37870
if_else.37869:
    lw r4 r4 24
    beq r4 r0 if_else.37871
    mv r4 r0
    j if_cont.37872
if_else.37871:
    addi r4 r0 1
if_cont.37872:
if_cont.37870:
    j if_cont.37856
if_else.37855:
    addi r6 r0 2
    slt r28 r5 r6
    slt r5 r6 r5
    add r28 r5 r28
    slti r5 r28 1
    beq r5 r0 if_else.37873
    lw r5 r4 16
    lwcZ f7 r5 0
    fmul f4 f7 f4
    lwcZ f7 r5 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r5 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r4 r4 24
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37875
    addi r5 r0 1
    j fless_cont.37876
fless_else.37875:
    mv r5 r0
fless_cont.37876:
    beq r4 r0 if_else.37877
    beq r5 r0 if_else.37879
    mv r4 r0
    j if_cont.37880
if_else.37879:
    addi r4 r0 1
if_cont.37880:
    j if_cont.37878
if_else.37877:
    mv r4 r5
if_cont.37878:
    beq r4 r0 if_else.37881
    mv r4 r0
    j if_cont.37882
if_else.37881:
    addi r4 r0 1
if_cont.37882:
    j if_cont.37874
if_else.37873:
    fmul f7 f4 f4
    lw r5 r4 16
    lwcZ f8 r5 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r5 r4 16
    lwcZ f9 r5 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r5 r4 16
    lwcZ f9 r5 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r5 r4 12
    slt r28 r5 r0
    slt r5 r0 r5
    add r28 r5 r28
    slti r5 r28 1
    beq r5 r0 if_else.37883
    fmv f4 f7
    j if_cont.37884
if_else.37883:
    fmul f8 f5 f6
    lw r5 r4 36
    lwcZ f9 r5 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r5 r4 36
    lwcZ f8 r5 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r5 r4 36
    lwcZ f5 r5 8
    fmul f4 f4 f5
    fadd f4 f6 f4
if_cont.37884:
    lw r5 r4 4
    addi r6 r0 3
    slt r28 r5 r6
    slt r5 r6 r5
    add r28 r5 r28
    slti r5 r28 1
    beq r5 r0 if_else.37885
    flui f5 16256
    fsub f4 f4 f5
    j if_cont.37886
if_else.37885:
if_cont.37886:
    lw r4 r4 24
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37887
    addi r5 r0 1
    j fless_cont.37888
fless_else.37887:
    mv r5 r0
fless_cont.37888:
    beq r4 r0 if_else.37889
    beq r5 r0 if_else.37891
    mv r4 r0
    j if_cont.37892
if_else.37891:
    addi r4 r0 1
if_cont.37892:
    j if_cont.37890
if_else.37889:
    mv r4 r5
if_cont.37890:
    beq r4 r0 if_else.37893
    mv r4 r0
    j if_cont.37894
if_else.37893:
    addi r4 r0 1
if_cont.37894:
if_cont.37874:
if_cont.37856:
    beq r4 r0 if_else.37895
    mv r1 r0
    j if_cont.37896
if_else.37895:
    addi r4 r0 1
    mv r1 r4
    fmv f0 f1
    fmv f1 f2
    fmv f2 f3
    sw r31 r29 36
    addi r29 r29 40
    jal check_all_inside.4378
    subi r29 r29 40
    lw r31 r29 36
if_cont.37896:
if_cont.37854:
    beq r1 r0 if_else.37897
    lwcZ f0 r29 20
    swcZ f0 r0 10788
    lwcZ f0 r29 32
    swcZ f0 r0 10792
    lwcZ f0 r29 28
    swcZ f0 r0 10796
    lwcZ f0 r29 24
    swcZ f0 r0 10800
    lw r1 r29 0
    sw r1 r0 10804
    lw r1 r29 16
    sw r1 r0 10784
    j if_cont.37898
if_else.37897:
if_cont.37898:
    j fless_cont.37852
fless_else.37851:
fless_cont.37852:
    j fless_cont.37850
fless_else.37849:
fless_cont.37850:
    lw r1 r29 4
    addi r1 r1 1
    lw r2 r29 12
    lw r3 r29 8
    j solve_each_element.4473
solve_one_or_network.4524:
    sll r4 r1 2
    add r28 r2 r4
    lw r4 r28 0
    addi r5 r0 -1
    slt r28 r4 r5
    slt r5 r5 r4
    add r28 r5 r28
    slti r5 r28 1
    beq r5 r0 if_else.37899
    jr r31
if_else.37899:
    sll r4 r4 2
    lw r4 r4 10572
    sw r2 r29 0
    sw r1 r29 4
    sw r3 r29 8
    mv r2 r4
    mv r1 r0
    sw r31 r29 12
    addi r29 r29 16
    jal solve_each_element.4473
    subi r29 r29 16
    lw r31 r29 12
    lw r1 r29 4
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 0
    add r28 r3 r2
    lw r2 r28 0
    addi r4 r0 -1
    slt r28 r2 r4
    slt r4 r4 r2
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.37901
    jr r31
if_else.37901:
    sll r2 r2 2
    lw r2 r2 10572
    lw r4 r29 8
    sw r1 r29 12
    mv r3 r4
    mv r1 r0
    sw r31 r29 16
    addi r29 r29 20
    jal solve_each_element.4473
    subi r29 r29 20
    lw r31 r29 16
    lw r1 r29 12
    addi r1 r1 1
    lw r2 r29 0
    lw r3 r29 8
    j solve_one_or_network.4524
trace_or_matrix.4537:
    sll r4 r1 2
    add r28 r2 r4
    lw r4 r28 0
    lw r5 r4 0
    addi r6 r0 -1
    slt r28 r5 r6
    slt r6 r6 r5
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37903
    jr r31
if_else.37903:
    addi r6 r0 99
    slt r28 r5 r6
    slt r6 r6 r5
    add r28 r6 r28
    slti r6 r28 1
    sw r2 r29 0
    sw r1 r29 4
    sw r3 r29 8
    beq r6 r0 if_else.37905
    lw r5 r4 4
    addi r6 r0 -1
    slt r28 r5 r6
    slt r6 r6 r5
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37907
    j if_cont.37908
if_else.37907:
    sll r5 r5 2
    lw r5 r5 10572
    sw r4 r29 12
    mv r2 r5
    mv r1 r0
    sw r31 r29 16
    addi r29 r29 20
    jal solve_each_element.4473
    subi r29 r29 20
    lw r31 r29 16
    addi r1 r0 2
    lw r2 r29 12
    lw r3 r29 8
    sw r31 r29 16
    addi r29 r29 20
    jal solve_one_or_network.4524
    subi r29 r29 20
    lw r31 r29 16
if_cont.37908:
    j if_cont.37906
if_else.37905:
    sll r5 r5 2
    lw r5 r5 10288
    lwcZ f0 r0 10876
    lw r6 r5 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r0 10880
    lw r6 r5 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r0 10884
    lw r6 r5 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    lw r6 r5 4
    addi r7 r0 1
    slt r28 r6 r7
    slt r7 r7 r6
    add r28 r7 r28
    slti r7 r28 1
    sw r4 r29 12
    beq r7 r0 if_else.37909
    lwcZ f3 r3 0
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f feq_else.37911
    mv r6 r0
    j feq_cont.37912
feq_else.37911:
    lw r6 r5 16
    lw r7 r5 24
    lwcZ f3 r3 0
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37913
    addi r8 r0 1
    j fless_cont.37914
fless_else.37913:
    mv r8 r0
fless_cont.37914:
    beq r7 r0 if_else.37915
    beq r8 r0 if_else.37917
    mv r7 r0
    j if_cont.37918
if_else.37917:
    addi r7 r0 1
if_cont.37918:
    j if_cont.37916
if_else.37915:
    mv r7 r8
if_cont.37916:
    lwcZ f3 r6 0
    beq r7 r0 if_else.37919
    j if_cont.37920
if_else.37919:
    fneg f3 f3
if_cont.37920:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    finv_init f5 f4
    flui f6 16384
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37921
    fneg f4 f4
    j fless_cont.37922
fless_else.37921:
fless_cont.37922:
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f fless_else.37923
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37925
    fneg f4 f4
    j fless_cont.37926
fless_else.37925:
fless_cont.37926:
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f fless_else.37927
    swcZ f3 r0 10780
    addi r6 r0 1
    j fless_cont.37928
fless_else.37927:
    mv r6 r0
fless_cont.37928:
    j fless_cont.37924
fless_else.37923:
    mv r6 r0
fless_cont.37924:
feq_cont.37912:
    beq r6 r0 if_else.37929
    addi r1 r0 1
    j if_cont.37930
if_else.37929:
    lwcZ f3 r3 4
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f feq_else.37931
    mv r6 r0
    j feq_cont.37932
feq_else.37931:
    lw r6 r5 16
    lw r7 r5 24
    lwcZ f3 r3 4
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37933
    addi r8 r0 1
    j fless_cont.37934
fless_else.37933:
    mv r8 r0
fless_cont.37934:
    beq r7 r0 if_else.37935
    beq r8 r0 if_else.37937
    mv r7 r0
    j if_cont.37938
if_else.37937:
    addi r7 r0 1
if_cont.37938:
    j if_cont.37936
if_else.37935:
    mv r7 r8
if_cont.37936:
    lwcZ f3 r6 4
    beq r7 r0 if_else.37939
    j if_cont.37940
if_else.37939:
    fneg f3 f3
if_cont.37940:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    finv_init f5 f4
    flui f6 16384
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37941
    fneg f4 f4
    j fless_cont.37942
fless_else.37941:
fless_cont.37942:
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f fless_else.37943
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    fclt f4 f5
    bc1f fless_else.37945
    fneg f4 f4
    j fless_cont.37946
fless_else.37945:
fless_cont.37946:
    lwcZ f5 r6 0
    fclt f4 f5
    bc1f fless_else.37947
    swcZ f3 r0 10780
    addi r6 r0 1
    j fless_cont.37948
fless_else.37947:
    mv r6 r0
fless_cont.37948:
    j fless_cont.37944
fless_else.37943:
    mv r6 r0
fless_cont.37944:
feq_cont.37932:
    beq r6 r0 if_else.37949
    addi r1 r0 2
    j if_cont.37950
if_else.37949:
    lwcZ f3 r3 8
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f feq_else.37951
    mv r5 r0
    j feq_cont.37952
feq_else.37951:
    lw r6 r5 16
    lw r5 r5 24
    lwcZ f3 r3 8
    flui f4 0
    fclt f3 f4
    bc1f fless_else.37953
    addi r7 r0 1
    j fless_cont.37954
fless_else.37953:
    mv r7 r0
fless_cont.37954:
    beq r5 r0 if_else.37955
    beq r7 r0 if_else.37957
    mv r5 r0
    j if_cont.37958
if_else.37957:
    addi r5 r0 1
if_cont.37958:
    j if_cont.37956
if_else.37955:
    mv r5 r7
if_cont.37956:
    lwcZ f3 r6 8
    beq r5 r0 if_else.37959
    j if_cont.37960
if_else.37959:
    fneg f3 f3
if_cont.37960:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    finv_init f4 f3
    flui f5 16384
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    fclt f0 f3
    bc1f fless_else.37961
    fneg f0 f0
    j fless_cont.37962
fless_else.37961:
fless_cont.37962:
    lwcZ f3 r6 0
    fclt f0 f3
    bc1f fless_else.37963
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    fclt f0 f1
    bc1f fless_else.37965
    fneg f0 f0
    j fless_cont.37966
fless_else.37965:
fless_cont.37966:
    lwcZ f1 r6 4
    fclt f0 f1
    bc1f fless_else.37967
    swcZ f2 r0 10780
    addi r5 r0 1
    j fless_cont.37968
fless_else.37967:
    mv r5 r0
fless_cont.37968:
    j fless_cont.37964
fless_else.37963:
    mv r5 r0
fless_cont.37964:
feq_cont.37952:
    beq r5 r0 if_else.37969
    addi r1 r0 3
    j if_cont.37970
if_else.37969:
    mv r1 r0
if_cont.37970:
if_cont.37950:
if_cont.37930:
    j if_cont.37910
if_else.37909:
    addi r7 r0 2
    slt r28 r6 r7
    slt r6 r7 r6
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37971
    lw r5 r5 16
    lwcZ f3 r3 0
    lwcZ f4 r5 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r5 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r5 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    fclt f4 f3
    bc1f fless_else.37973
    addi r6 r0 1
    j fless_cont.37974
fless_else.37973:
    mv r6 r0
fless_cont.37974:
    beq r6 r0 if_else.37975
    lwcZ f4 r5 0
    fmul f0 f4 f0
    lwcZ f4 r5 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    flui f2 16384
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r0 10780
    addi r1 r0 1
    j if_cont.37976
if_else.37975:
    mv r1 r0
if_cont.37976:
    j if_cont.37972
if_else.37971:
    mv r2 r3
    mv r1 r5
    sw r31 r29 16
    addi r29 r29 20
    jal solver_second.3739
    subi r29 r29 20
    lw r31 r29 16
if_cont.37972:
if_cont.37910:
    slt r28 r1 r0
    slt r1 r0 r1
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.37977
    j if_cont.37978
if_else.37977:
    lwcZ f0 r0 10780
    lwcZ f1 r0 10788
    fclt f0 f1
    bc1f fless_else.37979
    lw r1 r29 12
    lw r2 r1 4
    addi r3 r0 -1
    slt r28 r2 r3
    slt r3 r3 r2
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.37981
    j if_cont.37982
if_else.37981:
    sll r2 r2 2
    lw r2 r2 10572
    lw r3 r29 8
    mv r1 r0
    sw r31 r29 16
    addi r29 r29 20
    jal solve_each_element.4473
    subi r29 r29 20
    lw r31 r29 16
    addi r1 r0 2
    lw r2 r29 12
    lw r3 r29 8
    sw r31 r29 16
    addi r29 r29 20
    jal solve_one_or_network.4524
    subi r29 r29 20
    lw r31 r29 16
if_cont.37982:
    j fless_cont.37980
fless_else.37979:
fless_cont.37980:
if_cont.37978:
if_cont.37906:
    lw r1 r29 4
    addi r1 r1 1
    lw r2 r29 0
    lw r3 r29 8
    j trace_or_matrix.4537
solve_each_element_fast.4574:
    lw r4 r3 0
    sll r5 r1 2
    add r28 r2 r5
    lw r5 r28 0
    addi r6 r0 -1
    slt r28 r5 r6
    slt r6 r6 r5
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.37983
    jr r31
if_else.37983:
    sll r6 r5 2
    lw r6 r6 10288
    lw r7 r6 40
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    lw r8 r3 4
    sll r9 r5 2
    add r28 r8 r9
    lw r8 r28 0
    lw r9 r6 4
    addi r10 r0 1
    slt r28 r9 r10
    slt r10 r10 r9
    add r28 r10 r28
    slti r10 r28 1
    sw r4 r29 0
    sw r5 r29 4
    sw r1 r29 8
    sw r3 r29 12
    sw r2 r29 16
    beq r10 r0 if_else.37985
    lw r7 r3 0
    mv r3 r8
    mv r2 r7
    mv r1 r6
    sw r31 r29 20
    addi r29 r29 24
    jal solver_rect_fast.3799
    subi r29 r29 24
    lw r31 r29 20
    j if_cont.37986
if_else.37985:
    addi r10 r0 2
    slt r28 r9 r10
    slt r9 r10 r9
    add r28 r9 r28
    slti r9 r28 1
    beq r9 r0 if_else.37987
    lwcZ f0 r8 0
    flui f1 0
    fclt f0 f1
    bc1f fless_else.37989
    addi r6 r0 1
    j fless_cont.37990
fless_else.37989:
    mv r6 r0
fless_cont.37990:
    beq r6 r0 if_else.37991
    lwcZ f0 r8 0
    lwcZ f1 r7 12
    fmul f0 f0 f1
    swcZ f0 r0 10780
    addi r1 r0 1
    j if_cont.37992
if_else.37991:
    mv r1 r0
if_cont.37992:
    j if_cont.37988
if_else.37987:
    lwcZ f3 r8 0
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f feq_else.37993
    mv r1 r0
    j feq_cont.37994
feq_else.37993:
    lwcZ f4 r8 4
    fmul f0 f4 f0
    lwcZ f4 r8 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r7 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    fclt f2 f1
    bc1f fless_else.37995
    addi r7 r0 1
    j fless_cont.37996
fless_else.37995:
    mv r7 r0
fless_cont.37996:
    beq r7 r0 if_else.37997
    lw r6 r6 24
    beq r6 r0 if_else.37999
    sqrt_init f2 f1
    fmul f1 f1 f2
    flui f3 16320
    flui f4 16128
    fmul f2 f4 f2
    fmul f2 f2 f1
    fsub f2 f3 f2
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r8 16
    fmul f0 f0 f1
    swcZ f0 r0 10780
    j if_cont.38000
if_else.37999:
    sqrt_init f2 f1
    fmul f1 f1 f2
    flui f3 16320
    flui f4 16128
    fmul f2 f4 f2
    fmul f2 f2 f1
    fsub f2 f3 f2
    fmul f1 f1 f2
    fsub f0 f0 f1
    lwcZ f1 r8 16
    fmul f0 f0 f1
    swcZ f0 r0 10780
if_cont.38000:
    addi r1 r0 1
    j if_cont.37998
if_else.37997:
    mv r1 r0
if_cont.37998:
feq_cont.37994:
if_cont.37988:
if_cont.37986:
    slt r28 r1 r0
    slt r2 r0 r1
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.38001
    lw r1 r29 4
    sll r1 r1 2
    lw r1 r1 10288
    lw r1 r1 24
    beq r1 r0 if_else.38002
    lw r1 r29 8
    addi r1 r1 1
    lw r2 r29 16
    lw r3 r29 12
    j solve_each_element_fast.4574
if_else.38002:
    jr r31
if_else.38001:
    lwcZ f0 r0 10780
    flui f1 0
    fclt f1 f0
    bc1f fless_else.38004
    lwcZ f1 r0 10788
    fclt f0 f1
    bc1f fless_else.38006
    flui f1 15395
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r2 r29 0
    lwcZ f1 r2 0
    fmul f1 f1 f0
    lwcZ f2 r0 10888
    fadd f1 f1 f2
    lwcZ f2 r2 4
    fmul f2 f2 f0
    lwcZ f3 r0 10892
    fadd f2 f2 f3
    lwcZ f3 r2 8
    fmul f3 f3 f0
    lwcZ f4 r0 10896
    fadd f3 f3 f4
    lw r2 r29 16
    lw r3 r2 0
    addi r4 r0 -1
    slt r28 r3 r4
    slt r4 r4 r3
    add r28 r4 r28
    slti r4 r28 1
    sw r1 r29 20
    swcZ f0 r29 24
    swcZ f3 r29 28
    swcZ f2 r29 32
    swcZ f1 r29 36
    beq r4 r0 if_else.38008
    addi r1 r0 1
    j if_cont.38009
if_else.38008:
    sll r3 r3 2
    lw r3 r3 10288
    lw r4 r3 20
    lwcZ f4 r4 0
    fsub f4 f1 f4
    lw r4 r3 20
    lwcZ f5 r4 4
    fsub f5 f2 f5
    lw r4 r3 20
    lwcZ f6 r4 8
    fsub f6 f3 f6
    lw r4 r3 4
    addi r5 r0 1
    slt r28 r4 r5
    slt r5 r5 r4
    add r28 r5 r28
    slti r5 r28 1
    beq r5 r0 if_else.38010
    flui f7 0
    fclt f4 f7
    bc1f fless_else.38012
    fneg f4 f4
    j fless_cont.38013
fless_else.38012:
fless_cont.38013:
    lw r4 r3 16
    lwcZ f7 r4 0
    fclt f4 f7
    bc1f fless_else.38014
    flui f4 0
    fclt f5 f4
    bc1f fless_else.38016
    fneg f4 f5
    j fless_cont.38017
fless_else.38016:
    fmv f4 f5
fless_cont.38017:
    lw r4 r3 16
    lwcZ f5 r4 4
    fclt f4 f5
    bc1f fless_else.38018
    flui f4 0
    fclt f6 f4
    bc1f fless_else.38020
    fneg f4 f6
    j fless_cont.38021
fless_else.38020:
    fmv f4 f6
fless_cont.38021:
    lw r4 r3 16
    lwcZ f5 r4 8
    fclt f4 f5
    bc1f fless_else.38022
    addi r4 r0 1
    j fless_cont.38023
fless_else.38022:
    mv r4 r0
fless_cont.38023:
    j fless_cont.38019
fless_else.38018:
    mv r4 r0
fless_cont.38019:
    j fless_cont.38015
fless_else.38014:
    mv r4 r0
fless_cont.38015:
    beq r4 r0 if_else.38024
    lw r3 r3 24
    j if_cont.38025
if_else.38024:
    lw r3 r3 24
    beq r3 r0 if_else.38026
    mv r3 r0
    j if_cont.38027
if_else.38026:
    addi r3 r0 1
if_cont.38027:
if_cont.38025:
    j if_cont.38011
if_else.38010:
    addi r5 r0 2
    slt r28 r4 r5
    slt r4 r5 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38028
    lw r4 r3 16
    lwcZ f7 r4 0
    fmul f4 f7 f4
    lwcZ f7 r4 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r3 r3 24
    flui f5 0
    fclt f4 f5
    bc1f fless_else.38030
    addi r4 r0 1
    j fless_cont.38031
fless_else.38030:
    mv r4 r0
fless_cont.38031:
    beq r3 r0 if_else.38032
    beq r4 r0 if_else.38034
    mv r3 r0
    j if_cont.38035
if_else.38034:
    addi r3 r0 1
if_cont.38035:
    j if_cont.38033
if_else.38032:
    mv r3 r4
if_cont.38033:
    beq r3 r0 if_else.38036
    mv r3 r0
    j if_cont.38037
if_else.38036:
    addi r3 r0 1
if_cont.38037:
    j if_cont.38029
if_else.38028:
    fmul f7 f4 f4
    lw r4 r3 16
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r4 r3 16
    lwcZ f9 r4 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r4 r3 16
    lwcZ f9 r4 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r4 r3 12
    slt r28 r4 r0
    slt r4 r0 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38038
    fmv f4 f7
    j if_cont.38039
if_else.38038:
    fmul f8 f5 f6
    lw r4 r3 36
    lwcZ f9 r4 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r4 r3 36
    lwcZ f8 r4 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f4 f6 f4
if_cont.38039:
    lw r4 r3 4
    addi r5 r0 3
    slt r28 r4 r5
    slt r4 r5 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38040
    flui f5 16256
    fsub f4 f4 f5
    j if_cont.38041
if_else.38040:
if_cont.38041:
    lw r3 r3 24
    flui f5 0
    fclt f4 f5
    bc1f fless_else.38042
    addi r4 r0 1
    j fless_cont.38043
fless_else.38042:
    mv r4 r0
fless_cont.38043:
    beq r3 r0 if_else.38044
    beq r4 r0 if_else.38046
    mv r3 r0
    j if_cont.38047
if_else.38046:
    addi r3 r0 1
if_cont.38047:
    j if_cont.38045
if_else.38044:
    mv r3 r4
if_cont.38045:
    beq r3 r0 if_else.38048
    mv r3 r0
    j if_cont.38049
if_else.38048:
    addi r3 r0 1
if_cont.38049:
if_cont.38029:
if_cont.38011:
    beq r3 r0 if_else.38050
    mv r1 r0
    j if_cont.38051
if_else.38050:
    addi r3 r0 1
    mv r1 r3
    fmv f0 f1
    fmv f1 f2
    fmv f2 f3
    sw r31 r29 40
    addi r29 r29 44
    jal check_all_inside.4378
    subi r29 r29 44
    lw r31 r29 40
if_cont.38051:
if_cont.38009:
    beq r1 r0 if_else.38052
    lwcZ f0 r29 24
    swcZ f0 r0 10788
    lwcZ f0 r29 36
    swcZ f0 r0 10792
    lwcZ f0 r29 32
    swcZ f0 r0 10796
    lwcZ f0 r29 28
    swcZ f0 r0 10800
    lw r1 r29 4
    sw r1 r0 10804
    lw r1 r29 20
    sw r1 r0 10784
    j if_cont.38053
if_else.38052:
if_cont.38053:
    j fless_cont.38007
fless_else.38006:
fless_cont.38007:
    j fless_cont.38005
fless_else.38004:
fless_cont.38005:
    lw r1 r29 8
    addi r1 r1 1
    lw r2 r29 16
    lw r3 r29 12
    j solve_each_element_fast.4574
solve_one_or_network_fast.4626:
    sll r4 r1 2
    add r28 r2 r4
    lw r4 r28 0
    addi r5 r0 -1
    slt r28 r4 r5
    slt r5 r5 r4
    add r28 r5 r28
    slti r5 r28 1
    beq r5 r0 if_else.38054
    jr r31
if_else.38054:
    sll r4 r4 2
    lw r4 r4 10572
    sw r2 r29 0
    sw r1 r29 4
    sw r3 r29 8
    mv r2 r4
    mv r1 r0
    sw r31 r29 12
    addi r29 r29 16
    jal solve_each_element_fast.4574
    subi r29 r29 16
    lw r31 r29 12
    lw r1 r29 4
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 0
    add r28 r3 r2
    lw r2 r28 0
    addi r4 r0 -1
    slt r28 r2 r4
    slt r4 r4 r2
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38056
    jr r31
if_else.38056:
    sll r2 r2 2
    lw r2 r2 10572
    lw r4 r29 8
    sw r1 r29 12
    mv r3 r4
    mv r1 r0
    sw r31 r29 16
    addi r29 r29 20
    jal solve_each_element_fast.4574
    subi r29 r29 20
    lw r31 r29 16
    lw r1 r29 12
    addi r1 r1 1
    lw r2 r29 0
    lw r3 r29 8
    j solve_one_or_network_fast.4626
trace_or_matrix_fast.4639:
    sll r4 r1 2
    add r28 r2 r4
    lw r4 r28 0
    lw r5 r4 0
    addi r6 r0 -1
    slt r28 r5 r6
    slt r6 r6 r5
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.38058
    jr r31
if_else.38058:
    addi r6 r0 99
    slt r28 r5 r6
    slt r6 r6 r5
    add r28 r6 r28
    slti r6 r28 1
    sw r2 r29 0
    sw r1 r29 4
    sw r3 r29 8
    beq r6 r0 if_else.38060
    lw r5 r4 4
    addi r6 r0 -1
    slt r28 r5 r6
    slt r6 r6 r5
    add r28 r6 r28
    slti r6 r28 1
    beq r6 r0 if_else.38062
    j if_cont.38063
if_else.38062:
    sll r5 r5 2
    lw r5 r5 10572
    sw r4 r29 12
    mv r2 r5
    mv r1 r0
    sw r31 r29 16
    addi r29 r29 20
    jal solve_each_element_fast.4574
    subi r29 r29 20
    lw r31 r29 16
    addi r1 r0 2
    lw r2 r29 12
    lw r3 r29 8
    sw r31 r29 16
    addi r29 r29 20
    jal solve_one_or_network_fast.4626
    subi r29 r29 20
    lw r31 r29 16
if_cont.38063:
    j if_cont.38061
if_else.38060:
    sll r6 r5 2
    lw r6 r6 10288
    lw r7 r6 40
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    lw r8 r3 4
    sll r5 r5 2
    add r28 r8 r5
    lw r5 r28 0
    lw r8 r6 4
    addi r9 r0 1
    slt r28 r8 r9
    slt r9 r9 r8
    add r28 r9 r28
    slti r9 r28 1
    sw r4 r29 12
    beq r9 r0 if_else.38064
    lw r7 r3 0
    mv r3 r5
    mv r2 r7
    mv r1 r6
    sw r31 r29 16
    addi r29 r29 20
    jal solver_rect_fast.3799
    subi r29 r29 20
    lw r31 r29 16
    j if_cont.38065
if_else.38064:
    addi r9 r0 2
    slt r28 r8 r9
    slt r8 r9 r8
    add r28 r8 r28
    slti r8 r28 1
    beq r8 r0 if_else.38066
    lwcZ f0 r5 0
    flui f1 0
    fclt f0 f1
    bc1f fless_else.38068
    addi r6 r0 1
    j fless_cont.38069
fless_else.38068:
    mv r6 r0
fless_cont.38069:
    beq r6 r0 if_else.38070
    lwcZ f0 r5 0
    lwcZ f1 r7 12
    fmul f0 f0 f1
    swcZ f0 r0 10780
    addi r1 r0 1
    j if_cont.38071
if_else.38070:
    mv r1 r0
if_cont.38071:
    j if_cont.38067
if_else.38066:
    lwcZ f3 r5 0
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f feq_else.38072
    mv r1 r0
    j feq_cont.38073
feq_else.38072:
    lwcZ f4 r5 4
    fmul f0 f4 f0
    lwcZ f4 r5 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r5 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r7 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    fclt f2 f1
    bc1f fless_else.38074
    addi r7 r0 1
    j fless_cont.38075
fless_else.38074:
    mv r7 r0
fless_cont.38075:
    beq r7 r0 if_else.38076
    lw r6 r6 24
    beq r6 r0 if_else.38078
    sqrt_init f2 f1
    fmul f1 f1 f2
    flui f3 16320
    flui f4 16128
    fmul f2 f4 f2
    fmul f2 f2 f1
    fsub f2 f3 f2
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r5 16
    fmul f0 f0 f1
    swcZ f0 r0 10780
    j if_cont.38079
if_else.38078:
    sqrt_init f2 f1
    fmul f1 f1 f2
    flui f3 16320
    flui f4 16128
    fmul f2 f4 f2
    fmul f2 f2 f1
    fsub f2 f3 f2
    fmul f1 f1 f2
    fsub f0 f0 f1
    lwcZ f1 r5 16
    fmul f0 f0 f1
    swcZ f0 r0 10780
if_cont.38079:
    addi r1 r0 1
    j if_cont.38077
if_else.38076:
    mv r1 r0
if_cont.38077:
feq_cont.38073:
if_cont.38067:
if_cont.38065:
    slt r28 r1 r0
    slt r1 r0 r1
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.38080
    j if_cont.38081
if_else.38080:
    lwcZ f0 r0 10780
    lwcZ f1 r0 10788
    fclt f0 f1
    bc1f fless_else.38082
    lw r1 r29 12
    lw r2 r1 4
    addi r3 r0 -1
    slt r28 r2 r3
    slt r3 r3 r2
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.38084
    j if_cont.38085
if_else.38084:
    sll r2 r2 2
    lw r2 r2 10572
    lw r3 r29 8
    mv r1 r0
    sw r31 r29 16
    addi r29 r29 20
    jal solve_each_element_fast.4574
    subi r29 r29 20
    lw r31 r29 16
    addi r1 r0 2
    lw r2 r29 12
    lw r3 r29 8
    sw r31 r29 16
    addi r29 r29 20
    jal solve_one_or_network_fast.4626
    subi r29 r29 20
    lw r31 r29 16
if_cont.38085:
    j fless_cont.38083
fless_else.38082:
fless_cont.38083:
if_cont.38081:
if_cont.38061:
    lw r1 r29 4
    addi r1 r1 1
    lw r2 r29 0
    lw r3 r29 8
    j trace_or_matrix_fast.4639
utexture.4765:
    lw r3 r1 0
    lw r4 r1 32
    lwcZ f0 r4 0
    swcZ f0 r0 10820
    lw r4 r1 32
    lwcZ f0 r4 4
    swcZ f0 r0 10824
    lw r4 r1 32
    lwcZ f0 r4 8
    swcZ f0 r0 10828
    addi r4 r0 1
    slt r28 r3 r4
    slt r4 r4 r3
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38086
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    flui f1 15692
    fori f1 f1 -13107
    fmul f1 f0 f1
    ftoi r3 f1
    itof f2 r3
    fclt f1 f2
    bc1f fless_else.38087
    flui f1 16256
    fsub f1 f2 f1
    j fless_cont.38088
fless_else.38087:
    fmv f1 f2
fless_cont.38088:
    flui f2 16800
    fmul f1 f1 f2
    fsub f0 f0 f1
    flui f1 16672
    fclt f0 f1
    bc1f fless_else.38089
    addi r3 r0 1
    j fless_cont.38090
fless_else.38089:
    mv r3 r0
fless_cont.38090:
    lwcZ f0 r2 8
    lw r1 r1 20
    lwcZ f1 r1 8
    fsub f0 f0 f1
    flui f1 15692
    fori f1 f1 -13107
    fmul f1 f0 f1
    ftoi r1 f1
    itof f2 r1
    fclt f1 f2
    bc1f fless_else.38091
    flui f1 16256
    fsub f1 f2 f1
    j fless_cont.38092
fless_else.38091:
    fmv f1 f2
fless_cont.38092:
    flui f2 16800
    fmul f1 f1 f2
    fsub f0 f0 f1
    flui f1 16672
    fclt f0 f1
    bc1f fless_else.38093
    addi r1 r0 1
    j fless_cont.38094
fless_else.38093:
    mv r1 r0
fless_cont.38094:
    beq r3 r0 if_else.38095
    beq r1 r0 if_else.38097
    flui f0 17279
    j if_cont.38098
if_else.38097:
    flui f0 0
if_cont.38098:
    j if_cont.38096
if_else.38095:
    beq r1 r0 if_else.38099
    flui f0 0
    j if_cont.38100
if_else.38099:
    flui f0 17279
if_cont.38100:
if_cont.38096:
    swcZ f0 r0 10824
    jr r31
if_else.38086:
    addi r4 r0 2
    slt r28 r3 r4
    slt r4 r4 r3
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38102
    lwcZ f0 r2 4
    flui f1 16000
    fmul f0 f0 f1
    flui f1 16201
    fori f1 f1 4059
    flui f2 16329
    fori f2 f2 4059
    flui f3 16457
    fori f3 f3 4059
    flui f4 16585
    fori f4 f4 4059
    flui f5 15906
    fori f5 f5 -1661
    fmul f5 f0 f5
    ftoi r1 f5
    itof f5 r1
    fmul f5 f4 f5
    fsub f0 f0 f5
    flui f5 0
    fclt f5 f0
    bc1f fless_else.38103
    j fless_cont.38104
fless_else.38103:
    fadd f0 f0 f4
fless_cont.38104:
    fclt f3 f0
    bc1f fless_else.38105
    mv r1 r0
    j fless_cont.38106
fless_else.38105:
    addi r1 r0 1
fless_cont.38106:
    fclt f3 f0
    bc1f fless_else.38107
    fsub f0 f0 f3
    j fless_cont.38108
fless_else.38107:
fless_cont.38108:
    fclt f2 f0
    bc1f fless_else.38109
    fsub f0 f3 f0
    j fless_cont.38110
fless_else.38109:
fless_cont.38110:
    fclt f1 f0
    bc1f fless_else.38111
    fsub f0 f2 f0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    flui f4 16128
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j fless_cont.38112
fless_else.38111:
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
fless_cont.38112:
    beq r1 r0 if_else.38113
    j if_cont.38114
if_else.38113:
    fneg f0 f0
if_cont.38114:
    fmul f0 f0 f0
    flui f1 17279
    fmul f1 f1 f0
    swcZ f1 r0 10820
    flui f1 17279
    flui f2 16256
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r0 10824
    jr r31
if_else.38102:
    addi r4 r0 3
    slt r28 r3 r4
    slt r4 r4 r3
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38116
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lwcZ f1 r2 8
    lw r1 r1 20
    lwcZ f2 r1 8
    fsub f1 f1 f2
    fmul f0 f0 f0
    fmul f1 f1 f1
    fadd f0 f0 f1
    sqrt_init f1 f0
    fmul f0 f0 f1
    flui f2 16320
    flui f3 16128
    fmul f1 f3 f1
    fmul f1 f1 f0
    fsub f1 f2 f1
    fmul f0 f0 f1
    flui f1 15820
    fori f1 f1 -13107
    fmul f0 f0 f1
    ftoi r1 f0
    itof f1 r1
    fclt f0 f1
    bc1f fless_else.38117
    flui f2 16256
    fsub f1 f1 f2
    j fless_cont.38118
fless_else.38117:
fless_cont.38118:
    fsub f0 f0 f1
    flui f1 16457
    fori f1 f1 4059
    fmul f0 f0 f1
    flui f1 16201
    fori f1 f1 4059
    flui f2 16329
    fori f2 f2 4059
    flui f3 16457
    fori f3 f3 4059
    flui f4 16585
    fori f4 f4 4059
    flui f5 15906
    fori f5 f5 -1661
    fmul f5 f0 f5
    ftoi r1 f5
    itof f5 r1
    fmul f4 f4 f5
    fsub f0 f0 f4
    flui f4 0
    fclt f4 f0
    bc1f fless_else.38119
    j fless_cont.38120
fless_else.38119:
    fneg f0 f0
fless_cont.38120:
    fclt f3 f0
    bc1f fless_else.38121
    addi r1 r0 -1
    j fless_cont.38122
fless_else.38121:
    addi r1 r0 1
fless_cont.38122:
    fclt f3 f0
    bc1f fless_else.38123
    fsub f0 f0 f3
    j fless_cont.38124
fless_else.38123:
fless_cont.38124:
    fclt f2 f0
    bc1f fless_else.38125
    sub r1 r0 r1
    j fless_cont.38126
fless_else.38125:
fless_cont.38126:
    fclt f2 f0
    bc1f fless_else.38127
    fsub f0 f3 f0
    j fless_cont.38128
fless_else.38127:
fless_cont.38128:
    fclt f0 f1
    bc1f fless_else.38129
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    flui f4 16128
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j fless_cont.38130
fless_else.38129:
    fsub f0 f2 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
fless_cont.38130:
    addi r2 r0 -1
    slt r28 r1 r2
    slt r1 r2 r1
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.38131
    fneg f0 f0
    j if_cont.38132
if_else.38131:
if_cont.38132:
    fmul f0 f0 f0
    flui f1 17279
    fmul f1 f0 f1
    swcZ f1 r0 10824
    flui f1 16256
    fsub f0 f1 f0
    flui f1 17279
    fmul f0 f0 f1
    swcZ f0 r0 10828
    jr r31
if_else.38116:
    addi r4 r0 4
    slt r28 r3 r4
    slt r3 r4 r3
    add r28 r3 r28
    slti r3 r28 1
    beq r3 r0 if_else.38134
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lw r3 r1 16
    lwcZ f1 r3 0
    sqrt_init f2 f1
    fmul f1 f1 f2
    flui f3 16320
    flui f4 16128
    fmul f2 f4 f2
    fmul f2 f2 f1
    fsub f2 f3 f2
    fmul f1 f1 f2
    fmul f0 f0 f1
    lwcZ f1 r2 8
    lw r3 r1 20
    lwcZ f2 r3 8
    fsub f1 f1 f2
    lw r3 r1 16
    lwcZ f2 r3 8
    sqrt_init f3 f2
    fmul f2 f2 f3
    flui f4 16320
    flui f5 16128
    fmul f3 f5 f3
    fmul f3 f3 f2
    fsub f3 f4 f3
    fmul f2 f2 f3
    fmul f1 f1 f2
    fmul f2 f0 f0
    fmul f3 f1 f1
    fadd f2 f2 f3
    flui f3 0
    fclt f0 f3
    bc1f fless_else.38135
    fneg f3 f0
    j fless_cont.38136
fless_else.38135:
    fmv f3 f0
fless_cont.38136:
    flui f4 14545
    fori f4 f4 -18665
    fclt f3 f4
    bc1f fless_else.38137
    flui f0 16752
    j fless_cont.38138
fless_else.38137:
    finv_init f3 f0
    flui f4 16384
    fmul f0 f0 f3
    fsub f0 f4 f0
    fmul f0 f3 f0
    fmul f0 f1 f0
    flui f1 0
    fclt f0 f1
    bc1f fless_else.38139
    fneg f0 f0
    j fless_cont.38140
fless_else.38139:
fless_cont.38140:
    flui f1 0
    fclt f1 f0
    bc1f fless_else.38141
    addi r3 r0 1
    j fless_cont.38142
fless_else.38141:
    mv r3 r0
fless_cont.38142:
    beq r3 r0 if_else.38143
    j if_cont.38144
if_else.38143:
    fneg f0 f0
if_cont.38144:
    flui f1 16096
    fclt f0 f1
    bc1f fless_else.38145
    fmul f1 f0 f0
    fmul f3 f1 f0
    fmul f4 f1 f3
    fmul f5 f1 f4
    fmul f6 f1 f5
    fmul f7 f1 f6
    fmul f1 f1 f7
    flui f8 16042
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f0 f0 f3
    flui f3 15948
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f0 f0 f3
    flui f3 15890
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f0 f0 f3
    flui f3 15843
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f0 f0 f3
    flui f3 15799
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f0 f0 f3
    flui f3 15733
    fori f3 f3 -6203
    fmul f1 f3 f1
    fadd f0 f0 f1
    j fless_cont.38146
fless_else.38145:
    flui f1 16412
    fclt f0 f1
    bc1f fless_else.38147
    flui f1 16201
    fori f1 f1 4059
    flui f3 16256
    fsub f3 f0 f3
    flui f4 16256
    fadd f0 f0 f4
    finv_init f4 f0
    flui f5 16384
    fmul f0 f0 f4
    fsub f0 f5 f0
    fmul f0 f4 f0
    fmul f0 f3 f0
    fmul f3 f0 f0
    fmul f4 f3 f0
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f0 f0 f4
    flui f4 15948
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f0 f0 f4
    flui f4 15890
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f0 f0 f4
    flui f4 15843
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f0 f0 f4
    flui f4 15799
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f0 f0 f4
    flui f4 15733
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f0 f0 f3
    fadd f0 f1 f0
    j fless_cont.38148
fless_else.38147:
    flui f1 16329
    fori f1 f1 4059
    flui f3 16256
    finv_init f4 f0
    flui f5 16384
    fmul f0 f0 f4
    fsub f0 f5 f0
    fmul f0 f4 f0
    fmul f0 f3 f0
    fmul f3 f0 f0
    fmul f4 f3 f0
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f0 f0 f4
    flui f4 15948
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f0 f0 f4
    flui f4 15890
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f0 f0 f4
    flui f4 15843
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f0 f0 f4
    flui f4 15799
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f0 f0 f4
    flui f4 15733
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f0 f0 f3
    fsub f0 f1 f0
fless_cont.38148:
fless_cont.38146:
    beq r3 r0 if_else.38149
    j if_cont.38150
if_else.38149:
    fneg f0 f0
if_cont.38150:
    flui f1 16880
    fmul f0 f0 f1
    flui f1 16034
    fori f1 f1 -1661
    fmul f0 f0 f1
fless_cont.38138:
    ftoi r3 f0
    itof f1 r3
    fclt f0 f1
    bc1f fless_else.38151
    flui f3 16256
    fsub f1 f1 f3
    j fless_cont.38152
fless_else.38151:
fless_cont.38152:
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r2 r1 20
    lwcZ f3 r2 4
    fsub f1 f1 f3
    lw r1 r1 16
    lwcZ f3 r1 4
    sqrt_init f4 f3
    fmul f3 f3 f4
    flui f5 16320
    flui f6 16128
    fmul f4 f6 f4
    fmul f4 f4 f3
    fsub f4 f5 f4
    fmul f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    fclt f2 f3
    bc1f fless_else.38153
    fneg f3 f2
    j fless_cont.38154
fless_else.38153:
    fmv f3 f2
fless_cont.38154:
    flui f4 14545
    fori f4 f4 -18665
    fclt f3 f4
    bc1f fless_else.38155
    flui f1 16752
    j fless_cont.38156
fless_else.38155:
    finv_init f3 f2
    flui f4 16384
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    flui f2 0
    fclt f1 f2
    bc1f fless_else.38157
    fneg f1 f1
    j fless_cont.38158
fless_else.38157:
fless_cont.38158:
    flui f2 0
    fclt f2 f1
    bc1f fless_else.38159
    addi r1 r0 1
    j fless_cont.38160
fless_else.38159:
    mv r1 r0
fless_cont.38160:
    beq r1 r0 if_else.38161
    j if_cont.38162
if_else.38161:
    fneg f1 f1
if_cont.38162:
    flui f2 16096
    fclt f1 f2
    bc1f fless_else.38163
    fmul f2 f1 f1
    fmul f3 f2 f1
    fmul f4 f2 f3
    fmul f5 f2 f4
    fmul f6 f2 f5
    fmul f7 f2 f6
    fmul f2 f2 f7
    flui f8 16042
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f1 f1 f3
    flui f3 15948
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f1 f1 f3
    flui f3 15890
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f1 f1 f3
    flui f3 15843
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f1 f1 f3
    flui f3 15799
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f1 f1 f3
    flui f3 15733
    fori f3 f3 -6203
    fmul f2 f3 f2
    fadd f1 f1 f2
    j fless_cont.38164
fless_else.38163:
    flui f2 16412
    fclt f1 f2
    bc1f fless_else.38165
    flui f2 16201
    fori f2 f2 4059
    flui f3 16256
    fsub f3 f1 f3
    flui f4 16256
    fadd f1 f1 f4
    finv_init f4 f1
    flui f5 16384
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fadd f1 f2 f1
    j fless_cont.38166
fless_else.38165:
    flui f2 16329
    fori f2 f2 4059
    flui f3 16256
    finv_init f4 f1
    flui f5 16384
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fsub f1 f2 f1
fless_cont.38166:
fless_cont.38164:
    beq r1 r0 if_else.38167
    j if_cont.38168
if_else.38167:
    fneg f1 f1
if_cont.38168:
    flui f2 16880
    fmul f1 f1 f2
    flui f2 16034
    fori f2 f2 -1661
    fmul f1 f1 f2
fless_cont.38156:
    ftoi r1 f1
    itof f2 r1
    fclt f1 f2
    bc1f fless_else.38169
    flui f3 16256
    fsub f2 f2 f3
    j fless_cont.38170
fless_else.38169:
fless_cont.38170:
    fsub f1 f1 f2
    flui f2 15897
    fori f2 f2 -26214
    flui f3 16128
    fsub f0 f3 f0
    fmul f0 f0 f0
    fsub f0 f2 f0
    flui f2 16128
    fsub f1 f2 f1
    fmul f1 f1 f1
    fsub f0 f0 f1
    flui f1 0
    fclt f0 f1
    bc1f fless_else.38171
    addi r1 r0 1
    j fless_cont.38172
fless_else.38171:
    mv r1 r0
fless_cont.38172:
    beq r1 r0 if_else.38173
    flui f0 0
    j if_cont.38174
if_else.38173:
if_cont.38174:
    flui f1 17279
    fmul f0 f1 f0
    flui f1 16469
    fori f1 f1 21845
    fmul f0 f0 f1
    swcZ f0 r0 10828
    jr r31
if_else.38134:
    jr r31
trace_reflections.4942:
    slt r3 r1 r0
    beq r3 r0 if_else.38177
    jr r31
if_else.38177:
    sll r3 r1 2
    lw r3 r3 11256
    lw r4 r3 4
    flui f2 20078
    fori f2 f2 27432
    swcZ f2 r0 10788
    lw r5 r0 10776
    sw r3 r29 0
    sw r4 r29 4
    sw r1 r29 8
    swcZ f1 r29 12
    sw r2 r29 16
    swcZ f0 r29 20
    mv r3 r4
    mv r2 r5
    mv r1 r0
    sw r31 r29 24
    addi r29 r29 28
    jal trace_or_matrix_fast.4639
    subi r29 r29 28
    lw r31 r29 24
    lwcZ f0 r0 10788
    flui f1 -16948
    fori f1 f1 -13107
    fclt f1 f0
    bc1f fless_else.38179
    flui f1 19646
    fori f1 f1 -17376
    fclt f0 f1
    bc1f fless_else.38181
    addi r1 r0 1
    j fless_cont.38182
fless_else.38181:
    mv r1 r0
fless_cont.38182:
    j fless_cont.38180
fless_else.38179:
    mv r1 r0
fless_cont.38180:
    beq r1 r0 if_else.38183
    lw r1 r0 10804
    sll r1 r1 2
    lw r2 r0 10784
    add r1 r1 r2
    lw r2 r29 0
    lw r3 r2 0
    slt r28 r1 r3
    slt r1 r3 r1
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.38185
    lw r1 r0 10776
    mv r2 r1
    mv r1 r0
    sw r31 r29 24
    addi r29 r29 28
    jal shadow_check_one_or_matrix.4447
    subi r29 r29 28
    lw r31 r29 24
    beq r1 r0 if_else.38187
    j if_cont.38188
if_else.38187:
    lw r1 r29 4
    lw r2 r1 0
    lwcZ f0 r0 10808
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r0 10812
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r0 10816
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 0
    lwcZ f1 r2 8
    lwcZ f2 r29 20
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 16
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    fclt f3 f0
    bc1f fless_else.38189
    addi r1 r0 1
    j fless_cont.38190
fless_else.38189:
    mv r1 r0
fless_cont.38190:
    beq r1 r0 if_else.38191
    lwcZ f3 r0 10844
    lwcZ f4 r0 10820
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r0 10844
    lwcZ f3 r0 10848
    lwcZ f4 r0 10824
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r0 10848
    lwcZ f3 r0 10852
    lwcZ f4 r0 10828
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r0 10852
    j if_cont.38192
if_else.38191:
if_cont.38192:
    flui f0 0
    fclt f0 f1
    bc1f fless_else.38193
    addi r1 r0 1
    j fless_cont.38194
fless_else.38193:
    mv r1 r0
fless_cont.38194:
    beq r1 r0 if_else.38195
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 12
    fmul f0 f0 f1
    lwcZ f3 r0 10844
    fadd f3 f3 f0
    swcZ f3 r0 10844
    lwcZ f3 r0 10848
    fadd f3 f3 f0
    swcZ f3 r0 10848
    lwcZ f3 r0 10852
    fadd f0 f3 f0
    swcZ f0 r0 10852
    j if_cont.38196
if_else.38195:
if_cont.38196:
if_cont.38188:
    j if_cont.38186
if_else.38185:
if_cont.38186:
    j if_cont.38184
if_else.38183:
if_cont.38184:
    lw r1 r29 8
    subi r1 r1 1
    lw r2 r29 16
    lwcZ f0 r29 20
    lwcZ f1 r29 12
    j trace_reflections.4942
trace_ray.4975:
    addi r4 r0 4
    slt r4 r4 r1
    addi r5 r0 10792
    beq r4 r0 if_else.38197
    jr r31
if_else.38197:
    lw r4 r3 8
    flui f2 20078
    fori f2 f2 27432
    swcZ f2 r0 10788
    lw r6 r0 10776
    sw r3 r29 0
    sw r1 r29 4
    sw r4 r29 8
    sw r5 r29 12
    swcZ f0 r29 16
    swcZ f1 r29 20
    sw r2 r29 24
    mv r3 r2
    mv r1 r0
    mv r2 r6
    sw r31 r29 28
    addi r29 r29 32
    jal trace_or_matrix.4537
    subi r29 r29 32
    lw r31 r29 28
    lwcZ f0 r0 10788
    flui f1 -16948
    fori f1 f1 -13107
    fclt f1 f0
    bc1f fless_else.38199
    flui f1 19646
    fori f1 f1 -17376
    fclt f0 f1
    bc1f fless_else.38201
    addi r1 r0 1
    j fless_cont.38202
fless_else.38201:
    mv r1 r0
fless_cont.38202:
    j fless_cont.38200
fless_else.38199:
    mv r1 r0
fless_cont.38200:
    beq r1 r0 if_else.38203
    lw r1 r0 10804
    sll r2 r1 2
    lw r2 r2 10288
    lw r3 r2 8
    lw r4 r2 28
    lwcZ f0 r4 0
    lwcZ f1 r29 16
    fmul f0 f0 f1
    lw r4 r2 4
    addi r5 r0 1
    slt r28 r4 r5
    slt r5 r5 r4
    add r28 r5 r28
    slti r5 r28 1
    beq r5 r0 if_else.38204
    lw r4 r0 10784
    flui f2 0
    swcZ f2 r0 10808
    swcZ f2 r0 10812
    swcZ f2 r0 10816
    subi r5 r4 1
    subi r4 r4 1
    sll r4 r4 2
    lw r6 r29 24
    add r28 r6 r4
    lwcZ f2 r28 0
    flui f3 0
    fsub f31 f2 f3
    fcz f31
    bc1f feq_else.38206
    flui f2 0
    j feq_cont.38207
feq_else.38206:
    flui f3 0
    fclt f3 f2
    bc1f fless_else.38208
    addi r4 r0 1
    j fless_cont.38209
fless_else.38208:
    mv r4 r0
fless_cont.38209:
    beq r4 r0 if_else.38210
    flui f2 16256
    j if_cont.38211
if_else.38210:
    flui f2 -16512
if_cont.38211:
feq_cont.38207:
    fneg f2 f2
    sll r4 r5 2
    swcZ f2 r4 10808
    j if_cont.38205
if_else.38204:
    addi r5 r0 2
    slt r28 r4 r5
    slt r4 r5 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38212
    lw r4 r2 16
    lwcZ f2 r4 0
    fneg f2 f2
    swcZ f2 r0 10808
    lw r4 r2 16
    lwcZ f2 r4 4
    fneg f2 f2
    swcZ f2 r0 10812
    lw r4 r2 16
    lwcZ f2 r4 8
    fneg f2 f2
    swcZ f2 r0 10816
    j if_cont.38213
if_else.38212:
    lwcZ f2 r0 10792
    lw r4 r2 20
    lwcZ f3 r4 0
    fsub f2 f2 f3
    lwcZ f3 r0 10796
    lw r4 r2 20
    lwcZ f4 r4 4
    fsub f3 f3 f4
    lwcZ f4 r0 10800
    lw r4 r2 20
    lwcZ f5 r4 8
    fsub f4 f4 f5
    lw r4 r2 16
    lwcZ f5 r4 0
    fmul f5 f2 f5
    lw r4 r2 16
    lwcZ f6 r4 4
    fmul f6 f3 f6
    lw r4 r2 16
    lwcZ f7 r4 8
    fmul f7 f4 f7
    lw r4 r2 12
    slt r28 r4 r0
    slt r4 r0 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38214
    swcZ f5 r0 10808
    swcZ f6 r0 10812
    swcZ f7 r0 10816
    j if_cont.38215
if_else.38214:
    lw r4 r2 36
    lwcZ f8 r4 8
    fmul f8 f3 f8
    lw r4 r2 36
    lwcZ f9 r4 4
    fmul f9 f4 f9
    fadd f8 f8 f9
    flui f9 16128
    fmul f8 f8 f9
    fadd f5 f5 f8
    swcZ f5 r0 10808
    lw r4 r2 36
    lwcZ f5 r4 8
    fmul f5 f2 f5
    lw r4 r2 36
    lwcZ f8 r4 0
    fmul f4 f4 f8
    fadd f4 f5 f4
    flui f5 16128
    fmul f4 f4 f5
    fadd f4 f6 f4
    swcZ f4 r0 10812
    lw r4 r2 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    lw r4 r2 36
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fadd f2 f2 f3
    flui f3 16128
    fmul f2 f2 f3
    fadd f2 f7 f2
    swcZ f2 r0 10816
if_cont.38215:
    lw r4 r2 24
    lwcZ f2 r0 10808
    fmul f2 f2 f2
    lwcZ f3 r0 10812
    fmul f3 f3 f3
    fadd f2 f2 f3
    lwcZ f3 r0 10816
    fmul f3 f3 f3
    fadd f2 f2 f3
    sqrt_init f3 f2
    fmul f2 f2 f3
    flui f4 16320
    flui f5 16128
    fmul f3 f5 f3
    fmul f3 f3 f2
    fsub f3 f4 f3
    fmul f2 f2 f3
    flui f3 0
    fsub f31 f2 f3
    fcz f31
    bc1f feq_else.38216
    flui f2 16256
    j feq_cont.38217
feq_else.38216:
    beq r4 r0 if_else.38218
    flui f3 -16512
    finv_init f4 f2
    flui f5 16384
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    j if_cont.38219
if_else.38218:
    flui f3 16256
    finv_init f4 f2
    flui f5 16384
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
if_cont.38219:
feq_cont.38217:
    lwcZ f3 r0 10808
    fmul f3 f3 f2
    swcZ f3 r0 10808
    lwcZ f3 r0 10812
    fmul f3 f3 f2
    swcZ f3 r0 10812
    lwcZ f3 r0 10816
    fmul f2 f3 f2
    swcZ f2 r0 10816
if_cont.38213:
if_cont.38205:
    lwcZ f2 r0 10792
    swcZ f2 r0 10876
    lwcZ f2 r0 10796
    swcZ f2 r0 10880
    lwcZ f2 r0 10800
    swcZ f2 r0 10884
    lw r4 r29 12
    sw r1 r29 28
    sw r2 r29 32
    sw r3 r29 36
    swcZ f0 r29 40
    mv r1 r2
    mv r2 r4
    sw r31 r29 44
    addi r29 r29 48
    jal utexture.4765
    subi r29 r29 48
    lw r31 r29 44
    lw r1 r29 28
    sll r1 r1 2
    lw r2 r0 10784
    add r1 r1 r2
    lw r2 r29 4
    sll r3 r2 2
    lw r4 r29 8
    add r28 r4 r3
    sw r1 r28 0
    lw r1 r29 0
    lw r3 r1 4
    sll r5 r2 2
    add r28 r3 r5
    lw r3 r28 0
    lwcZ f0 r0 10792
    swcZ f0 r3 0
    lwcZ f0 r0 10796
    swcZ f0 r3 4
    lwcZ f0 r0 10800
    swcZ f0 r3 8
    lw r3 r1 12
    lw r5 r29 32
    lw r6 r5 28
    lwcZ f0 r6 0
    flui f1 16128
    fclt f0 f1
    bc1f fless_else.38220
    sll r6 r2 2
    add r28 r3 r6
    sw r0 r28 0
    j fless_cont.38221
fless_else.38220:
    addi r6 r0 1
    sll r7 r2 2
    add r28 r3 r7
    sw r6 r28 0
    lw r3 r1 16
    sll r6 r2 2
    add r28 r3 r6
    lw r6 r28 0
    lwcZ f0 r0 10820
    swcZ f0 r6 0
    lwcZ f0 r0 10824
    swcZ f0 r6 4
    lwcZ f0 r0 10828
    swcZ f0 r6 8
    sll r6 r2 2
    add r28 r3 r6
    lw r3 r28 0
    flui f0 15232
    lwcZ f1 r29 40
    fmul f0 f0 f1
    lwcZ f2 r3 0
    fmul f2 f2 f0
    swcZ f2 r3 0
    lwcZ f2 r3 4
    fmul f2 f2 f0
    swcZ f2 r3 4
    lwcZ f2 r3 8
    fmul f0 f2 f0
    swcZ f0 r3 8
    lw r3 r1 28
    sll r6 r2 2
    add r28 r3 r6
    lw r3 r28 0
    lwcZ f0 r0 10808
    swcZ f0 r3 0
    lwcZ f0 r0 10812
    swcZ f0 r3 4
    lwcZ f0 r0 10816
    swcZ f0 r3 8
fless_cont.38221:
    flui f0 -16384
    lw r3 r29 24
    lwcZ f1 r3 0
    lwcZ f2 r0 10808
    fmul f1 f1 f2
    lwcZ f2 r3 4
    lwcZ f3 r0 10812
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r3 8
    lwcZ f3 r0 10816
    fmul f2 f2 f3
    fadd f1 f1 f2
    fmul f0 f0 f1
    lwcZ f1 r3 0
    lwcZ f2 r0 10808
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r0 10812
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r0 10816
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    lw r6 r5 28
    lwcZ f0 r6 4
    lwcZ f1 r29 16
    fmul f0 f1 f0
    lw r6 r0 10776
    swcZ f0 r29 44
    mv r2 r6
    mv r1 r0
    sw r31 r29 48
    addi r29 r29 52
    jal shadow_check_one_or_matrix.4447
    subi r29 r29 52
    lw r31 r29 48
    beq r1 r0 if_else.38222
    j if_cont.38223
if_else.38222:
    lwcZ f0 r0 10808
    lwcZ f1 r0 10552
    fmul f0 f0 f1
    lwcZ f1 r0 10812
    lwcZ f2 r0 10556
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r0 10816
    lwcZ f2 r0 10560
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    lwcZ f1 r29 40
    fmul f0 f0 f1
    lw r1 r29 24
    lwcZ f2 r1 0
    lwcZ f3 r0 10552
    fmul f2 f2 f3
    lwcZ f3 r1 4
    lwcZ f4 r0 10556
    fmul f3 f3 f4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    lwcZ f4 r0 10560
    fmul f3 f3 f4
    fadd f2 f2 f3
    fneg f2 f2
    flui f3 0
    fclt f3 f0
    bc1f fless_else.38224
    addi r2 r0 1
    j fless_cont.38225
fless_else.38224:
    mv r2 r0
fless_cont.38225:
    beq r2 r0 if_else.38226
    lwcZ f3 r0 10844
    lwcZ f4 r0 10820
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r0 10844
    lwcZ f3 r0 10848
    lwcZ f4 r0 10824
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r0 10848
    lwcZ f3 r0 10852
    lwcZ f4 r0 10828
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r0 10852
    j if_cont.38227
if_else.38226:
if_cont.38227:
    flui f0 0
    fclt f0 f2
    bc1f fless_else.38228
    addi r2 r0 1
    j fless_cont.38229
fless_else.38228:
    mv r2 r0
fless_cont.38229:
    beq r2 r0 if_else.38230
    fmul f0 f2 f2
    fmul f0 f0 f0
    lwcZ f2 r29 44
    fmul f0 f0 f2
    lwcZ f3 r0 10844
    fadd f3 f3 f0
    swcZ f3 r0 10844
    lwcZ f3 r0 10848
    fadd f3 f3 f0
    swcZ f3 r0 10848
    lwcZ f3 r0 10852
    fadd f0 f3 f0
    swcZ f0 r0 10852
    j if_cont.38231
if_else.38230:
if_cont.38231:
if_cont.38223:
    lwcZ f0 r0 10792
    swcZ f0 r0 10888
    lwcZ f0 r0 10796
    swcZ f0 r0 10892
    lwcZ f0 r0 10800
    swcZ f0 r0 10896
    lw r1 r0 10240
    subi r2 r1 1
    lw r1 r29 12
    sw r31 r29 48
    addi r29 r29 52
    jal setup_startp_constants.4264
    subi r29 r29 52
    lw r31 r29 48
    lw r1 r0 11976
    subi r1 r1 1
    lw r2 r29 24
    lwcZ f0 r29 40
    lwcZ f1 r29 44
    sw r31 r29 48
    addi r29 r29 52
    jal trace_reflections.4942
    subi r29 r29 52
    lw r31 r29 48
    flui f0 15820
    fori f0 f0 -13107
    lwcZ f1 r29 16
    fclt f0 f1
    bc1f fless_else.38232
    addi r1 r0 4
    lw r2 r29 4
    slt r1 r2 r1
    beq r1 r0 if_else.38233
    addi r1 r2 1
    addi r3 r0 -1
    sll r1 r1 2
    lw r4 r29 8
    add r28 r4 r1
    sw r3 r28 0
    j if_cont.38234
if_else.38233:
if_cont.38234:
    addi r1 r0 2
    lw r3 r29 36
    slt r28 r3 r1
    slt r1 r1 r3
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.38235
    flui f0 16256
    lw r1 r29 32
    lw r1 r1 28
    lwcZ f2 r1 0
    fsub f0 f0 f2
    fmul f0 f1 f0
    addi r1 r2 1
    lwcZ f1 r0 10788
    lwcZ f2 r29 20
    fadd f1 f2 f1
    lw r2 r29 24
    lw r3 r29 0
    j trace_ray.4975
if_else.38235:
    jr r31
fless_else.38232:
    jr r31
if_else.38203:
    addi r1 r0 -1
    lw r2 r29 4
    sll r3 r2 2
    lw r4 r29 8
    add r28 r4 r3
    sw r1 r28 0
    slt r28 r2 r0
    slt r1 r0 r2
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.38238
    jr r31
if_else.38238:
    lw r1 r29 24
    lwcZ f0 r1 0
    lwcZ f1 r0 10552
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r0 10556
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r0 10560
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    fclt f1 f0
    bc1f fless_else.38240
    addi r1 r0 1
    j fless_cont.38241
fless_else.38240:
    mv r1 r0
fless_cont.38241:
    beq r1 r0 if_else.38242
    fmul f1 f0 f0
    fmul f0 f1 f0
    lwcZ f1 r29 16
    fmul f0 f0 f1
    lwcZ f1 r0 10564
    fmul f0 f0 f1
    lwcZ f1 r0 10844
    fadd f1 f1 f0
    swcZ f1 r0 10844
    lwcZ f1 r0 10848
    fadd f1 f1 f0
    swcZ f1 r0 10848
    lwcZ f1 r0 10852
    fadd f0 f1 f0
    swcZ f0 r0 10852
    jr r31
if_else.38242:
    jr r31
iter_trace_diffuse_rays.5110:
    slt r5 r4 r0
    addi r6 r0 10792
    beq r5 r0 if_else.38245
    jr r31
if_else.38245:
    sll r5 r4 2
    add r28 r1 r5
    lw r5 r28 0
    lw r5 r5 0
    lwcZ f0 r5 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r5 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r5 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    fclt f0 f1
    bc1f fless_else.38247
    addi r5 r0 1
    j fless_cont.38248
fless_else.38247:
    mv r5 r0
fless_cont.38248:
    sw r3 r29 0
    sw r2 r29 4
    sw r4 r29 8
    sw r1 r29 12
    beq r5 r0 if_else.38249
    addi r5 r4 1
    sll r5 r5 2
    add r28 r1 r5
    lw r5 r28 0
    flui f1 -17446
    fori f1 f1 29710
    fmul f0 f0 f1
    flui f1 20078
    fori f1 f1 27432
    swcZ f1 r0 10788
    lw r7 r0 10776
    sw r6 r29 16
    sw r5 r29 20
    swcZ f0 r29 24
    mv r3 r5
    mv r2 r7
    mv r1 r0
    sw r31 r29 28
    addi r29 r29 32
    jal trace_or_matrix_fast.4639
    subi r29 r29 32
    lw r31 r29 28
    lwcZ f0 r0 10788
    flui f1 -16948
    fori f1 f1 -13107
    fclt f1 f0
    bc1f fless_else.38251
    flui f1 19646
    fori f1 f1 -17376
    fclt f0 f1
    bc1f fless_else.38253
    addi r1 r0 1
    j fless_cont.38254
fless_else.38253:
    mv r1 r0
fless_cont.38254:
    j fless_cont.38252
fless_else.38251:
    mv r1 r0
fless_cont.38252:
    beq r1 r0 if_else.38255
    lw r1 r0 10804
    sll r1 r1 2
    lw r1 r1 10288
    lw r2 r29 20
    lw r2 r2 0
    lw r3 r1 4
    addi r4 r0 1
    slt r28 r3 r4
    slt r4 r4 r3
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38257
    lw r3 r0 10784
    flui f0 0
    swcZ f0 r0 10808
    swcZ f0 r0 10812
    swcZ f0 r0 10816
    subi r4 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r28 r2 r3
    lwcZ f0 r28 0
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.38259
    flui f0 0
    j feq_cont.38260
feq_else.38259:
    flui f1 0
    fclt f1 f0
    bc1f fless_else.38261
    addi r2 r0 1
    j fless_cont.38262
fless_else.38261:
    mv r2 r0
fless_cont.38262:
    beq r2 r0 if_else.38263
    flui f0 16256
    j if_cont.38264
if_else.38263:
    flui f0 -16512
if_cont.38264:
feq_cont.38260:
    fneg f0 f0
    sll r2 r4 2
    swcZ f0 r2 10808
    j if_cont.38258
if_else.38257:
    addi r2 r0 2
    slt r28 r3 r2
    slt r2 r2 r3
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.38265
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    swcZ f0 r0 10808
    lw r2 r1 16
    lwcZ f0 r2 4
    fneg f0 f0
    swcZ f0 r0 10812
    lw r2 r1 16
    lwcZ f0 r2 8
    fneg f0 f0
    swcZ f0 r0 10816
    j if_cont.38266
if_else.38265:
    lwcZ f0 r0 10792
    lw r2 r1 20
    lwcZ f1 r2 0
    fsub f0 f0 f1
    lwcZ f1 r0 10796
    lw r2 r1 20
    lwcZ f2 r2 4
    fsub f1 f1 f2
    lwcZ f2 r0 10800
    lw r2 r1 20
    lwcZ f3 r2 8
    fsub f2 f2 f3
    lw r2 r1 16
    lwcZ f3 r2 0
    fmul f3 f0 f3
    lw r2 r1 16
    lwcZ f4 r2 4
    fmul f4 f1 f4
    lw r2 r1 16
    lwcZ f5 r2 8
    fmul f5 f2 f5
    lw r2 r1 12
    slt r28 r2 r0
    slt r2 r0 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.38267
    swcZ f3 r0 10808
    swcZ f4 r0 10812
    swcZ f5 r0 10816
    j if_cont.38268
if_else.38267:
    lw r2 r1 36
    lwcZ f6 r2 8
    fmul f6 f1 f6
    lw r2 r1 36
    lwcZ f7 r2 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    fmul f6 f6 f7
    fadd f3 f3 f6
    swcZ f3 r0 10808
    lw r2 r1 36
    lwcZ f3 r2 8
    fmul f3 f0 f3
    lw r2 r1 36
    lwcZ f6 r2 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r0 10812
    lw r2 r1 36
    lwcZ f2 r2 4
    fmul f0 f0 f2
    lw r2 r1 36
    lwcZ f2 r2 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r0 10816
if_cont.38268:
    lw r2 r1 24
    lwcZ f0 r0 10808
    fmul f0 f0 f0
    lwcZ f1 r0 10812
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r0 10816
    fmul f1 f1 f1
    fadd f0 f0 f1
    sqrt_init f1 f0
    fmul f0 f0 f1
    flui f2 16320
    flui f3 16128
    fmul f1 f3 f1
    fmul f1 f1 f0
    fsub f1 f2 f1
    fmul f0 f0 f1
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.38269
    flui f0 16256
    j feq_cont.38270
feq_else.38269:
    beq r2 r0 if_else.38271
    flui f1 -16512
    finv_init f2 f0
    flui f3 16384
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    j if_cont.38272
if_else.38271:
    flui f1 16256
    finv_init f2 f0
    flui f3 16384
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
if_cont.38272:
feq_cont.38270:
    lwcZ f1 r0 10808
    fmul f1 f1 f0
    swcZ f1 r0 10808
    lwcZ f1 r0 10812
    fmul f1 f1 f0
    swcZ f1 r0 10812
    lwcZ f1 r0 10816
    fmul f0 f1 f0
    swcZ f0 r0 10816
if_cont.38266:
if_cont.38258:
    lw r2 r29 16
    sw r1 r29 28
    sw r31 r29 32
    addi r29 r29 36
    jal utexture.4765
    subi r29 r29 36
    lw r31 r29 32
    lw r2 r0 10776
    mv r1 r0
    sw r31 r29 32
    addi r29 r29 36
    jal shadow_check_one_or_matrix.4447
    subi r29 r29 36
    lw r31 r29 32
    beq r1 r0 if_else.38273
    j if_cont.38274
if_else.38273:
    lwcZ f0 r0 10808
    lwcZ f1 r0 10552
    fmul f0 f0 f1
    lwcZ f1 r0 10812
    lwcZ f2 r0 10556
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r0 10816
    lwcZ f2 r0 10560
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    fclt f1 f0
    bc1f fless_else.38275
    addi r1 r0 1
    j fless_cont.38276
fless_else.38275:
    mv r1 r0
fless_cont.38276:
    beq r1 r0 if_else.38277
    j if_cont.38278
if_else.38277:
    flui f0 0
if_cont.38278:
    lwcZ f1 r29 24
    fmul f0 f1 f0
    lw r1 r29 28
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lwcZ f1 r0 10832
    lwcZ f2 r0 10820
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r0 10832
    lwcZ f1 r0 10836
    lwcZ f2 r0 10824
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r0 10836
    lwcZ f1 r0 10840
    lwcZ f2 r0 10828
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r0 10840
if_cont.38274:
    j if_cont.38256
if_else.38255:
if_cont.38256:
    j if_cont.38250
if_else.38249:
    sll r5 r4 2
    add r28 r1 r5
    lw r5 r28 0
    flui f1 15322
    fori f1 f1 29710
    fmul f0 f0 f1
    flui f1 20078
    fori f1 f1 27432
    swcZ f1 r0 10788
    lw r7 r0 10776
    sw r6 r29 16
    sw r5 r29 32
    swcZ f0 r29 36
    mv r3 r5
    mv r2 r7
    mv r1 r0
    sw r31 r29 40
    addi r29 r29 44
    jal trace_or_matrix_fast.4639
    subi r29 r29 44
    lw r31 r29 40
    lwcZ f0 r0 10788
    flui f1 -16948
    fori f1 f1 -13107
    fclt f1 f0
    bc1f fless_else.38279
    flui f1 19646
    fori f1 f1 -17376
    fclt f0 f1
    bc1f fless_else.38281
    addi r1 r0 1
    j fless_cont.38282
fless_else.38281:
    mv r1 r0
fless_cont.38282:
    j fless_cont.38280
fless_else.38279:
    mv r1 r0
fless_cont.38280:
    beq r1 r0 if_else.38283
    lw r1 r0 10804
    sll r1 r1 2
    lw r1 r1 10288
    lw r2 r29 32
    lw r2 r2 0
    lw r3 r1 4
    addi r4 r0 1
    slt r28 r3 r4
    slt r4 r4 r3
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38285
    lw r3 r0 10784
    flui f0 0
    swcZ f0 r0 10808
    swcZ f0 r0 10812
    swcZ f0 r0 10816
    subi r4 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r28 r2 r3
    lwcZ f0 r28 0
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.38287
    flui f0 0
    j feq_cont.38288
feq_else.38287:
    flui f1 0
    fclt f1 f0
    bc1f fless_else.38289
    addi r2 r0 1
    j fless_cont.38290
fless_else.38289:
    mv r2 r0
fless_cont.38290:
    beq r2 r0 if_else.38291
    flui f0 16256
    j if_cont.38292
if_else.38291:
    flui f0 -16512
if_cont.38292:
feq_cont.38288:
    fneg f0 f0
    sll r2 r4 2
    swcZ f0 r2 10808
    j if_cont.38286
if_else.38285:
    addi r2 r0 2
    slt r28 r3 r2
    slt r2 r2 r3
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.38293
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    swcZ f0 r0 10808
    lw r2 r1 16
    lwcZ f0 r2 4
    fneg f0 f0
    swcZ f0 r0 10812
    lw r2 r1 16
    lwcZ f0 r2 8
    fneg f0 f0
    swcZ f0 r0 10816
    j if_cont.38294
if_else.38293:
    lwcZ f0 r0 10792
    lw r2 r1 20
    lwcZ f1 r2 0
    fsub f0 f0 f1
    lwcZ f1 r0 10796
    lw r2 r1 20
    lwcZ f2 r2 4
    fsub f1 f1 f2
    lwcZ f2 r0 10800
    lw r2 r1 20
    lwcZ f3 r2 8
    fsub f2 f2 f3
    lw r2 r1 16
    lwcZ f3 r2 0
    fmul f3 f0 f3
    lw r2 r1 16
    lwcZ f4 r2 4
    fmul f4 f1 f4
    lw r2 r1 16
    lwcZ f5 r2 8
    fmul f5 f2 f5
    lw r2 r1 12
    slt r28 r2 r0
    slt r2 r0 r2
    add r28 r2 r28
    slti r2 r28 1
    beq r2 r0 if_else.38295
    swcZ f3 r0 10808
    swcZ f4 r0 10812
    swcZ f5 r0 10816
    j if_cont.38296
if_else.38295:
    lw r2 r1 36
    lwcZ f6 r2 8
    fmul f6 f1 f6
    lw r2 r1 36
    lwcZ f7 r2 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    fmul f6 f6 f7
    fadd f3 f3 f6
    swcZ f3 r0 10808
    lw r2 r1 36
    lwcZ f3 r2 8
    fmul f3 f0 f3
    lw r2 r1 36
    lwcZ f6 r2 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r0 10812
    lw r2 r1 36
    lwcZ f2 r2 4
    fmul f0 f0 f2
    lw r2 r1 36
    lwcZ f2 r2 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r0 10816
if_cont.38296:
    lw r2 r1 24
    lwcZ f0 r0 10808
    fmul f0 f0 f0
    lwcZ f1 r0 10812
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r0 10816
    fmul f1 f1 f1
    fadd f0 f0 f1
    sqrt_init f1 f0
    fmul f0 f0 f1
    flui f2 16320
    flui f3 16128
    fmul f1 f3 f1
    fmul f1 f1 f0
    fsub f1 f2 f1
    fmul f0 f0 f1
    flui f1 0
    fsub f31 f0 f1
    fcz f31
    bc1f feq_else.38297
    flui f0 16256
    j feq_cont.38298
feq_else.38297:
    beq r2 r0 if_else.38299
    flui f1 -16512
    finv_init f2 f0
    flui f3 16384
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    j if_cont.38300
if_else.38299:
    flui f1 16256
    finv_init f2 f0
    flui f3 16384
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
if_cont.38300:
feq_cont.38298:
    lwcZ f1 r0 10808
    fmul f1 f1 f0
    swcZ f1 r0 10808
    lwcZ f1 r0 10812
    fmul f1 f1 f0
    swcZ f1 r0 10812
    lwcZ f1 r0 10816
    fmul f0 f1 f0
    swcZ f0 r0 10816
if_cont.38294:
if_cont.38286:
    lw r2 r29 16
    sw r1 r29 40
    sw r31 r29 44
    addi r29 r29 48
    jal utexture.4765
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r0 10776
    mv r1 r0
    sw r31 r29 44
    addi r29 r29 48
    jal shadow_check_one_or_matrix.4447
    subi r29 r29 48
    lw r31 r29 44
    beq r1 r0 if_else.38301
    j if_cont.38302
if_else.38301:
    lwcZ f0 r0 10808
    lwcZ f1 r0 10552
    fmul f0 f0 f1
    lwcZ f1 r0 10812
    lwcZ f2 r0 10556
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r0 10816
    lwcZ f2 r0 10560
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    fclt f1 f0
    bc1f fless_else.38303
    addi r1 r0 1
    j fless_cont.38304
fless_else.38303:
    mv r1 r0
fless_cont.38304:
    beq r1 r0 if_else.38305
    j if_cont.38306
if_else.38305:
    flui f0 0
if_cont.38306:
    lwcZ f1 r29 36
    fmul f0 f1 f0
    lw r1 r29 40
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lwcZ f1 r0 10832
    lwcZ f2 r0 10820
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r0 10832
    lwcZ f1 r0 10836
    lwcZ f2 r0 10824
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r0 10836
    lwcZ f1 r0 10840
    lwcZ f2 r0 10828
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r0 10840
if_cont.38302:
    j if_cont.38284
if_else.38283:
if_cont.38284:
if_cont.38250:
    lw r1 r29 8
    subi r4 r1 2
    lw r1 r29 12
    lw r2 r29 4
    lw r3 r29 0
    j iter_trace_diffuse_rays.5110
do_without_neighbors.5213:
    addi r3 r0 4
    slt r3 r3 r2
    beq r3 r0 if_else.38307
    jr r31
if_else.38307:
    lw r3 r1 8
    sll r4 r2 2
    add r28 r3 r4
    lw r3 r28 0
    slt r3 r3 r0
    beq r3 r0 if_else.38309
    jr r31
if_else.38309:
    lw r3 r1 12
    sll r4 r2 2
    add r28 r3 r4
    lw r3 r28 0
    sw r1 r29 0
    sw r2 r29 4
    beq r3 r0 if_else.38311
    lw r3 r1 20
    lw r4 r1 28
    lw r5 r1 4
    lw r6 r1 16
    sll r7 r2 2
    add r28 r3 r7
    lw r3 r28 0
    lwcZ f0 r3 0
    swcZ f0 r0 10832
    lwcZ f0 r3 4
    swcZ f0 r0 10836
    lwcZ f0 r3 8
    swcZ f0 r0 10840
    lw r3 r1 24
    lw r3 r3 0
    sll r7 r2 2
    add r28 r4 r7
    lw r4 r28 0
    sll r7 r2 2
    add r28 r5 r7
    lw r5 r28 0
    slt r28 r3 r0
    slt r7 r0 r3
    add r28 r7 r28
    slti r7 r28 1
    sw r6 r29 8
    sw r3 r29 12
    sw r5 r29 16
    sw r4 r29 20
    beq r7 r0 if_else.38313
    j if_cont.38314
if_else.38313:
    lw r7 r0 10956
    lwcZ f0 r5 0
    swcZ f0 r0 10888
    lwcZ f0 r5 4
    swcZ f0 r0 10892
    lwcZ f0 r5 8
    swcZ f0 r0 10896
    lw r8 r0 10240
    subi r8 r8 1
    sw r7 r29 24
    mv r2 r8
    mv r1 r5
    sw r31 r29 28
    addi r29 r29 32
    jal setup_startp_constants.4264
    subi r29 r29 32
    lw r31 r29 28
    addi r4 r0 118
    lw r1 r29 24
    lw r2 r29 20
    lw r3 r29 16
    sw r31 r29 28
    addi r29 r29 32
    jal iter_trace_diffuse_rays.5110
    subi r29 r29 32
    lw r31 r29 28
if_cont.38314:
    addi r1 r0 1
    lw r2 r29 12
    slt r28 r2 r1
    slt r1 r1 r2
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.38315
    j if_cont.38316
if_else.38315:
    lw r1 r0 10960
    lw r3 r29 16
    lwcZ f0 r3 0
    swcZ f0 r0 10888
    lwcZ f0 r3 4
    swcZ f0 r0 10892
    lwcZ f0 r3 8
    swcZ f0 r0 10896
    lw r4 r0 10240
    subi r4 r4 1
    sw r1 r29 28
    mv r2 r4
    mv r1 r3
    sw r31 r29 32
    addi r29 r29 36
    jal setup_startp_constants.4264
    subi r29 r29 36
    lw r31 r29 32
    addi r4 r0 118
    lw r1 r29 28
    lw r2 r29 20
    lw r3 r29 16
    sw r31 r29 32
    addi r29 r29 36
    jal iter_trace_diffuse_rays.5110
    subi r29 r29 36
    lw r31 r29 32
if_cont.38316:
    addi r1 r0 2
    lw r2 r29 12
    slt r28 r2 r1
    slt r1 r1 r2
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.38317
    j if_cont.38318
if_else.38317:
    lw r1 r0 10964
    lw r3 r29 16
    lwcZ f0 r3 0
    swcZ f0 r0 10888
    lwcZ f0 r3 4
    swcZ f0 r0 10892
    lwcZ f0 r3 8
    swcZ f0 r0 10896
    lw r4 r0 10240
    subi r4 r4 1
    sw r1 r29 32
    mv r2 r4
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal setup_startp_constants.4264
    subi r29 r29 40
    lw r31 r29 36
    addi r4 r0 118
    lw r1 r29 32
    lw r2 r29 20
    lw r3 r29 16
    sw r31 r29 36
    addi r29 r29 40
    jal iter_trace_diffuse_rays.5110
    subi r29 r29 40
    lw r31 r29 36
if_cont.38318:
    addi r1 r0 3
    lw r2 r29 12
    slt r28 r2 r1
    slt r1 r1 r2
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.38319
    j if_cont.38320
if_else.38319:
    lw r1 r0 10968
    lw r3 r29 16
    lwcZ f0 r3 0
    swcZ f0 r0 10888
    lwcZ f0 r3 4
    swcZ f0 r0 10892
    lwcZ f0 r3 8
    swcZ f0 r0 10896
    lw r4 r0 10240
    subi r4 r4 1
    sw r1 r29 36
    mv r2 r4
    mv r1 r3
    sw r31 r29 40
    addi r29 r29 44
    jal setup_startp_constants.4264
    subi r29 r29 44
    lw r31 r29 40
    addi r4 r0 118
    lw r1 r29 36
    lw r2 r29 20
    lw r3 r29 16
    sw r31 r29 40
    addi r29 r29 44
    jal iter_trace_diffuse_rays.5110
    subi r29 r29 44
    lw r31 r29 40
if_cont.38320:
    addi r1 r0 4
    lw r2 r29 12
    slt r28 r2 r1
    slt r1 r1 r2
    add r28 r1 r28
    slti r1 r28 1
    beq r1 r0 if_else.38321
    j if_cont.38322
if_else.38321:
    lw r1 r0 10972
    lw r2 r29 16
    lwcZ f0 r2 0
    swcZ f0 r0 10888
    lwcZ f0 r2 4
    swcZ f0 r0 10892
    lwcZ f0 r2 8
    swcZ f0 r0 10896
    lw r3 r0 10240
    subi r3 r3 1
    sw r1 r29 40
    mv r1 r2
    mv r2 r3
    sw r31 r29 44
    addi r29 r29 48
    jal setup_startp_constants.4264
    subi r29 r29 48
    lw r31 r29 44
    addi r4 r0 118
    lw r1 r29 40
    lw r2 r29 20
    lw r3 r29 16
    sw r31 r29 44
    addi r29 r29 48
    jal iter_trace_diffuse_rays.5110
    subi r29 r29 48
    lw r31 r29 44
if_cont.38322:
    lw r1 r29 4
    sll r2 r1 2
    lw r3 r29 8
    add r28 r3 r2
    lw r2 r28 0
    lwcZ f0 r0 10844
    lwcZ f1 r2 0
    lwcZ f2 r0 10832
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r0 10844
    lwcZ f0 r0 10848
    lwcZ f1 r2 4
    lwcZ f2 r0 10836
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r0 10848
    lwcZ f0 r0 10852
    lwcZ f1 r2 8
    lwcZ f2 r0 10840
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r0 10852
    j if_cont.38312
if_else.38311:
if_cont.38312:
    lw r1 r29 4
    addi r2 r1 1
    lw r1 r29 0
    j do_without_neighbors.5213
try_exploit_neighbors.5273:
    sll r7 r1 2
    add r28 r4 r7
    lw r7 r28 0
    addi r8 r0 4
    slt r8 r8 r6
    beq r8 r0 if_else.38323
    jr r31
if_else.38323:
    lw r8 r7 8
    sll r9 r6 2
    add r28 r8 r9
    lw r8 r28 0
    slt r8 r8 r0
    beq r8 r0 if_else.38325
    jr r31
if_else.38325:
    sll r8 r1 2
    add r28 r4 r8
    lw r8 r28 0
    lw r8 r8 8
    sll r9 r6 2
    add r28 r8 r9
    lw r8 r28 0
    sll r9 r1 2
    add r28 r3 r9
    lw r9 r28 0
    lw r9 r9 8
    sll r10 r6 2
    add r28 r9 r10
    lw r9 r28 0
    slt r28 r9 r8
    slt r9 r8 r9
    add r28 r9 r28
    slti r9 r28 1
    beq r9 r0 if_else.38327
    sll r9 r1 2
    add r28 r5 r9
    lw r9 r28 0
    lw r9 r9 8
    sll r10 r6 2
    add r28 r9 r10
    lw r9 r28 0
    slt r28 r9 r8
    slt r9 r8 r9
    add r28 r9 r28
    slti r9 r28 1
    beq r9 r0 if_else.38329
    subi r9 r1 1
    sll r9 r9 2
    add r28 r4 r9
    lw r9 r28 0
    lw r9 r9 8
    sll r10 r6 2
    add r28 r9 r10
    lw r9 r28 0
    slt r28 r9 r8
    slt r9 r8 r9
    add r28 r9 r28
    slti r9 r28 1
    beq r9 r0 if_else.38331
    addi r9 r1 1
    sll r9 r9 2
    add r28 r4 r9
    lw r9 r28 0
    lw r9 r9 8
    sll r10 r6 2
    add r28 r9 r10
    lw r9 r28 0
    slt r28 r9 r8
    slt r8 r8 r9
    add r28 r8 r28
    slti r8 r28 1
    beq r8 r0 if_else.38333
    addi r8 r0 1
    j if_cont.38334
if_else.38333:
    mv r8 r0
if_cont.38334:
    j if_cont.38332
if_else.38331:
    mv r8 r0
if_cont.38332:
    j if_cont.38330
if_else.38329:
    mv r8 r0
if_cont.38330:
    j if_cont.38328
if_else.38327:
    mv r8 r0
if_cont.38328:
    beq r8 r0 if_else.38335
    lw r7 r7 12
    sll r8 r6 2
    add r28 r7 r8
    lw r7 r28 0
    beq r7 r0 if_else.38336
    sll r7 r1 2
    add r28 r3 r7
    lw r7 r28 0
    lw r7 r7 20
    subi r8 r1 1
    sll r8 r8 2
    add r28 r4 r8
    lw r8 r28 0
    lw r8 r8 20
    sll r9 r1 2
    add r28 r4 r9
    lw r9 r28 0
    lw r9 r9 20
    addi r10 r1 1
    sll r10 r10 2
    add r28 r4 r10
    lw r10 r28 0
    lw r10 r10 20
    sll r11 r1 2
    add r28 r5 r11
    lw r11 r28 0
    lw r11 r11 20
    sll r12 r6 2
    add r28 r7 r12
    lw r7 r28 0
    lwcZ f0 r7 0
    swcZ f0 r0 10832
    lwcZ f0 r7 4
    swcZ f0 r0 10836
    lwcZ f0 r7 8
    swcZ f0 r0 10840
    sll r7 r6 2
    add r28 r8 r7
    lw r7 r28 0
    lwcZ f0 r0 10832
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r0 10832
    lwcZ f0 r0 10836
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r0 10836
    lwcZ f0 r0 10840
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r0 10840
    sll r7 r6 2
    add r28 r9 r7
    lw r7 r28 0
    lwcZ f0 r0 10832
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r0 10832
    lwcZ f0 r0 10836
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r0 10836
    lwcZ f0 r0 10840
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r0 10840
    sll r7 r6 2
    add r28 r10 r7
    lw r7 r28 0
    lwcZ f0 r0 10832
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r0 10832
    lwcZ f0 r0 10836
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r0 10836
    lwcZ f0 r0 10840
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r0 10840
    sll r7 r6 2
    add r28 r11 r7
    lw r7 r28 0
    lwcZ f0 r0 10832
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r0 10832
    lwcZ f0 r0 10836
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r0 10836
    lwcZ f0 r0 10840
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r0 10840
    sll r7 r1 2
    add r28 r4 r7
    lw r7 r28 0
    lw r7 r7 16
    sll r8 r6 2
    add r28 r7 r8
    lw r7 r28 0
    lwcZ f0 r0 10844
    lwcZ f1 r7 0
    lwcZ f2 r0 10832
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r0 10844
    lwcZ f0 r0 10848
    lwcZ f1 r7 4
    lwcZ f2 r0 10836
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r0 10848
    lwcZ f0 r0 10852
    lwcZ f1 r7 8
    lwcZ f2 r0 10840
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r0 10852
    j if_cont.38337
if_else.38336:
if_cont.38337:
    addi r6 r6 1
    j try_exploit_neighbors.5273
if_else.38335:
    sll r1 r1 2
    add r28 r4 r1
    lw r1 r28 0
    mv r2 r6
    j do_without_neighbors.5213
pretrace_diffuse_rays.5334:
    addi r3 r0 4
    slt r3 r3 r2
    beq r3 r0 if_else.38338
    jr r31
if_else.38338:
    lw r3 r1 8
    sll r4 r2 2
    add r28 r3 r4
    lw r3 r28 0
    slt r3 r3 r0
    beq r3 r0 if_else.38340
    jr r31
if_else.38340:
    lw r3 r1 12
    sll r4 r2 2
    add r28 r3 r4
    lw r3 r28 0
    sw r2 r29 0
    beq r3 r0 if_else.38342
    lw r3 r1 24
    lw r3 r3 0
    flui f0 0
    swcZ f0 r0 10832
    swcZ f0 r0 10836
    swcZ f0 r0 10840
    lw r4 r1 28
    lw r5 r1 4
    sll r3 r3 2
    lw r3 r3 10956
    sll r6 r2 2
    add r28 r4 r6
    lw r4 r28 0
    sll r6 r2 2
    add r28 r5 r6
    lw r5 r28 0
    lwcZ f0 r5 0
    swcZ f0 r0 10888
    lwcZ f0 r5 4
    swcZ f0 r0 10892
    lwcZ f0 r5 8
    swcZ f0 r0 10896
    lw r6 r0 10240
    subi r6 r6 1
    sw r1 r29 4
    sw r5 r29 8
    sw r4 r29 12
    sw r3 r29 16
    mv r2 r6
    mv r1 r5
    sw r31 r29 20
    addi r29 r29 24
    jal setup_startp_constants.4264
    subi r29 r29 24
    lw r31 r29 20
    addi r4 r0 118
    lw r1 r29 16
    lw r2 r29 12
    lw r3 r29 8
    sw r31 r29 20
    addi r29 r29 24
    jal iter_trace_diffuse_rays.5110
    subi r29 r29 24
    lw r31 r29 20
    lw r1 r29 4
    lw r2 r1 20
    lw r3 r29 0
    sll r4 r3 2
    add r28 r2 r4
    lw r2 r28 0
    lwcZ f0 r0 10832
    swcZ f0 r2 0
    lwcZ f0 r0 10836
    swcZ f0 r2 4
    lwcZ f0 r0 10840
    swcZ f0 r2 8
    j if_cont.38343
if_else.38342:
if_cont.38343:
    lw r2 r29 0
    addi r2 r2 1
    j pretrace_diffuse_rays.5334
pretrace_pixels.5357:
    slt r4 r2 r0
    addi r5 r0 10936
    beq r4 r0 if_else.38344
    jr r31
if_else.38344:
    lwcZ f3 r0 10872
    lw r4 r0 10864
    sub r4 r2 r4
    itof f4 r4
    fmul f3 f3 f4
    lwcZ f4 r0 10900
    fmul f4 f3 f4
    fadd f4 f4 f0
    swcZ f4 r0 10936
    lwcZ f4 r0 10904
    fmul f4 f3 f4
    fadd f4 f4 f1
    swcZ f4 r0 10940
    lwcZ f4 r0 10908
    fmul f3 f3 f4
    fadd f3 f3 f2
    swcZ f3 r0 10944
    lwcZ f3 r0 10936
    fmul f3 f3 f3
    lwcZ f4 r0 10940
    fmul f4 f4 f4
    fadd f3 f3 f4
    lwcZ f4 r0 10944
    fmul f4 f4 f4
    fadd f3 f3 f4
    sqrt_init f4 f3
    fmul f3 f3 f4
    flui f5 16320
    flui f6 16128
    fmul f4 f6 f4
    fmul f4 f4 f3
    fsub f4 f5 f4
    fmul f3 f3 f4
    flui f4 0
    fsub f31 f3 f4
    fcz f31
    bc1f feq_else.38346
    flui f3 16256
    j feq_cont.38347
feq_else.38346:
    flui f4 16256
    finv_init f5 f3
    flui f6 16384
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
feq_cont.38347:
    lwcZ f4 r0 10936
    fmul f4 f4 f3
    swcZ f4 r0 10936
    lwcZ f4 r0 10940
    fmul f4 f4 f3
    swcZ f4 r0 10940
    lwcZ f4 r0 10944
    fmul f3 f4 f3
    swcZ f3 r0 10944
    flui f3 0
    swcZ f3 r0 10844
    swcZ f3 r0 10848
    swcZ f3 r0 10852
    lwcZ f3 r0 10540
    swcZ f3 r0 10876
    lwcZ f3 r0 10544
    swcZ f3 r0 10880
    lwcZ f3 r0 10548
    swcZ f3 r0 10884
    flui f3 16256
    sll r4 r2 2
    add r28 r1 r4
    lw r4 r28 0
    flui f4 0
    sw r2 r29 0
    sw r1 r29 4
    swcZ f2 r29 8
    swcZ f1 r29 12
    swcZ f0 r29 16
    sw r3 r29 20
    mv r3 r4
    mv r2 r5
    mv r1 r0
    fmv f1 f4
    fmv f0 f3
    sw r31 r29 24
    addi r29 r29 28
    jal trace_ray.4975
    subi r29 r29 28
    lw r31 r29 24
    lw r1 r29 0
    sll r2 r1 2
    lw r3 r29 4
    add r28 r3 r2
    lw r2 r28 0
    lw r2 r2 0
    lwcZ f0 r0 10844
    swcZ f0 r2 0
    lwcZ f0 r0 10848
    swcZ f0 r2 4
    lwcZ f0 r0 10852
    swcZ f0 r2 8
    sll r2 r1 2
    add r28 r3 r2
    lw r2 r28 0
    lw r2 r2 24
    lw r4 r29 20
    sw r4 r2 0
    sll r2 r1 2
    add r28 r3 r2
    lw r2 r28 0
    mv r1 r2
    mv r2 r0
    sw r31 r29 24
    addi r29 r29 28
    jal pretrace_diffuse_rays.5334
    subi r29 r29 28
    lw r31 r29 24
    lw r1 r29 0
    subi r2 r1 1
    lw r1 r29 20
    addi r1 r1 1
    addi r3 r0 5
    slt r3 r1 r3
    beq r3 r0 if_else.38348
    mv r3 r1
    j if_cont.38349
if_else.38348:
    subi r3 r1 5
if_cont.38349:
    lw r1 r29 4
    lwcZ f0 r29 16
    lwcZ f1 r29 12
    lwcZ f2 r29 8
    j pretrace_pixels.5357
scan_pixel.5445:
    lw r6 r0 10856
    slt r6 r1 r6
    beq r6 r0 if_else.38350
    sll r6 r1 2
    add r28 r4 r6
    lw r6 r28 0
    lw r6 r6 0
    lwcZ f0 r6 0
    swcZ f0 r0 10844
    lwcZ f0 r6 4
    swcZ f0 r0 10848
    lwcZ f0 r6 8
    swcZ f0 r0 10852
    addi r6 r2 1
    lw r7 r0 10860
    slt r6 r6 r7
    beq r6 r0 if_else.38351
    slt r6 r0 r2
    beq r6 r0 if_else.38353
    addi r6 r1 1
    lw r7 r0 10856
    slt r6 r6 r7
    beq r6 r0 if_else.38355
    slt r6 r0 r1
    beq r6 r0 if_else.38357
    addi r6 r0 1
    j if_cont.38358
if_else.38357:
    mv r6 r0
if_cont.38358:
    j if_cont.38356
if_else.38355:
    mv r6 r0
if_cont.38356:
    j if_cont.38354
if_else.38353:
    mv r6 r0
if_cont.38354:
    j if_cont.38352
if_else.38351:
    mv r6 r0
if_cont.38352:
    sw r2 r29 0
    sw r1 r29 4
    sw r3 r29 8
    sw r5 r29 12
    sw r4 r29 16
    beq r6 r0 if_else.38359
    mv r6 r0
    sw r31 r29 20
    addi r29 r29 24
    jal try_exploit_neighbors.5273
    subi r29 r29 24
    lw r31 r29 20
    j if_cont.38360
if_else.38359:
    sll r6 r1 2
    add r28 r4 r6
    lw r6 r28 0
    mv r2 r0
    mv r1 r6
    sw r31 r29 20
    addi r29 r29 24
    jal do_without_neighbors.5213
    subi r29 r29 24
    lw r31 r29 20
if_cont.38360:
    lwcZ f0 r0 10844
    ftoi r1 f0
    addi r2 r0 255
    slt r2 r2 r1
    beq r2 r0 if_else.38361
    addi r1 r0 255
    j if_cont.38362
if_else.38361:
    slt r2 r1 r0
    beq r2 r0 if_else.38363
    mv r1 r0
    j if_cont.38364
if_else.38363:
if_cont.38364:
if_cont.38362:
    out r1 0
    lwcZ f0 r0 10848
    ftoi r1 f0
    addi r2 r0 255
    slt r2 r2 r1
    beq r2 r0 if_else.38365
    addi r1 r0 255
    j if_cont.38366
if_else.38365:
    slt r2 r1 r0
    beq r2 r0 if_else.38367
    mv r1 r0
    j if_cont.38368
if_else.38367:
if_cont.38368:
if_cont.38366:
    out r1 0
    lwcZ f0 r0 10852
    ftoi r1 f0
    addi r2 r0 255
    slt r2 r2 r1
    beq r2 r0 if_else.38369
    addi r1 r0 255
    j if_cont.38370
if_else.38369:
    slt r2 r1 r0
    beq r2 r0 if_else.38371
    mv r1 r0
    j if_cont.38372
if_else.38371:
if_cont.38372:
if_cont.38370:
    out r1 0
    lw r1 r29 4
    addi r1 r1 1
    lw r2 r29 0
    lw r3 r29 8
    lw r4 r29 16
    lw r5 r29 12
    j scan_pixel.5445
if_else.38350:
    jr r31
scan_line.5466:
    lw r6 r0 10860
    slt r6 r1 r6
    beq r6 r0 if_else.38374
    lw r6 r0 10860
    subi r6 r6 1
    slt r6 r1 r6
    sw r1 r29 0
    sw r2 r29 4
    sw r4 r29 8
    sw r5 r29 12
    sw r3 r29 16
    beq r6 r0 if_else.38375
    addi r6 r1 1
    lwcZ f0 r0 10872
    lw r7 r0 10868
    sub r6 r6 r7
    itof f1 r6
    fmul f0 f0 f1
    lwcZ f1 r0 10912
    fmul f1 f0 f1
    lwcZ f2 r0 10924
    fadd f1 f1 f2
    lwcZ f2 r0 10916
    fmul f2 f0 f2
    lwcZ f3 r0 10928
    fadd f2 f2 f3
    lwcZ f3 r0 10920
    fmul f0 f0 f3
    lwcZ f3 r0 10932
    fadd f0 f0 f3
    lw r6 r0 10856
    subi r6 r6 1
    mv r3 r5
    mv r2 r6
    mv r1 r4
    fmv f30 f2
    fmv f2 f0
    fmv f0 f1
    fmv f1 f30
    sw r31 r29 20
    addi r29 r29 24
    jal pretrace_pixels.5357
    subi r29 r29 24
    lw r31 r29 20
    j if_cont.38376
if_else.38375:
if_cont.38376:
    lw r2 r29 0
    lw r3 r29 4
    lw r4 r29 16
    lw r5 r29 8
    mv r1 r0
    sw r31 r29 20
    addi r29 r29 24
    jal scan_pixel.5445
    subi r29 r29 24
    lw r31 r29 20
    lw r1 r29 0
    addi r1 r1 1
    lw r2 r29 12
    addi r2 r2 2
    addi r3 r0 5
    slt r3 r2 r3
    beq r3 r0 if_else.38377
    mv r5 r2
    j if_cont.38378
if_else.38377:
    subi r5 r2 5
if_cont.38378:
    lw r2 r29 16
    lw r3 r29 8
    lw r4 r29 4
    j scan_line.5466
if_else.38374:
    jr r31
create_pixel.5516:
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r1 r30
    addi r30 r30 12
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r2 r30
    addi r30 r30 12
    sw r2 r30 0
    sw r2 r30 4
    sw r2 r30 8
    sw r2 r30 12
    sw r2 r30 16
    mv r2 r30
    addi r30 r30 20
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r3 r30
    addi r30 r30 12
    sw r3 r2 4
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r3 r30
    addi r30 r30 12
    sw r3 r2 8
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r3 r30
    addi r30 r30 12
    sw r3 r2 12
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r3 r30
    addi r30 r30 12
    sw r3 r2 16
    sw r0 r30 0
    sw r0 r30 4
    sw r0 r30 8
    sw r0 r30 12
    sw r0 r30 16
    mv r3 r30
    addi r30 r30 20
    sw r0 r30 0
    sw r0 r30 4
    sw r0 r30 8
    sw r0 r30 12
    sw r0 r30 16
    mv r4 r30
    addi r30 r30 20
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r5 r30
    addi r30 r30 12
    sw r5 r30 0
    sw r5 r30 4
    sw r5 r30 8
    sw r5 r30 12
    sw r5 r30 16
    mv r5 r30
    addi r30 r30 20
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r6 r30
    addi r30 r30 12
    sw r6 r5 4
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r6 r30
    addi r30 r30 12
    sw r6 r5 8
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r6 r30
    addi r30 r30 12
    sw r6 r5 12
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r6 r30
    addi r30 r30 12
    sw r6 r5 16
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r6 r30
    addi r30 r30 12
    sw r6 r30 0
    sw r6 r30 4
    sw r6 r30 8
    sw r6 r30 12
    sw r6 r30 16
    mv r6 r30
    addi r30 r30 20
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r7 r30
    addi r30 r30 12
    sw r7 r6 4
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r7 r30
    addi r30 r30 12
    sw r7 r6 8
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r7 r30
    addi r30 r30 12
    sw r7 r6 12
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r7 r30
    addi r30 r30 12
    sw r7 r6 16
    sw r0 r30 0
    mv r7 r30
    addi r30 r30 4
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r8 r30
    addi r30 r30 12
    sw r8 r30 0
    sw r8 r30 4
    sw r8 r30 8
    sw r8 r30 12
    sw r8 r30 16
    mv r8 r30
    addi r30 r30 20
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r9 r30
    addi r30 r30 12
    sw r9 r8 4
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r9 r30
    addi r30 r30 12
    sw r9 r8 8
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r9 r30
    addi r30 r30 12
    sw r9 r8 12
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r9 r30
    addi r30 r30 12
    sw r9 r8 16
    mv r9 r30
    addi r30 r30 32
    sw r8 r9 28
    sw r7 r9 24
    sw r6 r9 20
    sw r5 r9 16
    sw r4 r9 12
    sw r3 r9 8
    sw r2 r9 4
    sw r1 r9 0
    mv r1 r9
    jr r31
init_line_elements.5538:
    slt r3 r2 r0
    beq r3 r0 if_else.38380
    jr r31
if_else.38380:
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r3 r30
    addi r30 r30 12
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r4 r30
    addi r30 r30 12
    sw r4 r30 0
    sw r4 r30 4
    sw r4 r30 8
    sw r4 r30 12
    sw r4 r30 16
    mv r4 r30
    addi r30 r30 20
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r5 r30
    addi r30 r30 12
    sw r5 r4 4
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r5 r30
    addi r30 r30 12
    sw r5 r4 8
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r5 r30
    addi r30 r30 12
    sw r5 r4 12
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r5 r30
    addi r30 r30 12
    sw r5 r4 16
    sw r0 r30 0
    sw r0 r30 4
    sw r0 r30 8
    sw r0 r30 12
    sw r0 r30 16
    mv r5 r30
    addi r30 r30 20
    sw r0 r30 0
    sw r0 r30 4
    sw r0 r30 8
    sw r0 r30 12
    sw r0 r30 16
    mv r6 r30
    addi r30 r30 20
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r7 r30
    addi r30 r30 12
    sw r7 r30 0
    sw r7 r30 4
    sw r7 r30 8
    sw r7 r30 12
    sw r7 r30 16
    mv r7 r30
    addi r30 r30 20
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r8 r30
    addi r30 r30 12
    sw r8 r7 4
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r8 r30
    addi r30 r30 12
    sw r8 r7 8
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r8 r30
    addi r30 r30 12
    sw r8 r7 12
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r8 r30
    addi r30 r30 12
    sw r8 r7 16
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r8 r30
    addi r30 r30 12
    sw r8 r30 0
    sw r8 r30 4
    sw r8 r30 8
    sw r8 r30 12
    sw r8 r30 16
    mv r8 r30
    addi r30 r30 20
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r9 r30
    addi r30 r30 12
    sw r9 r8 4
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r9 r30
    addi r30 r30 12
    sw r9 r8 8
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r9 r30
    addi r30 r30 12
    sw r9 r8 12
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r9 r30
    addi r30 r30 12
    sw r9 r8 16
    sw r0 r30 0
    mv r9 r30
    addi r30 r30 4
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r10 r30
    addi r30 r30 12
    sw r10 r30 0
    sw r10 r30 4
    sw r10 r30 8
    sw r10 r30 12
    sw r10 r30 16
    mv r10 r30
    addi r30 r30 20
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r11 r30
    addi r30 r30 12
    sw r11 r10 4
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r11 r30
    addi r30 r30 12
    sw r11 r10 8
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r11 r30
    addi r30 r30 12
    sw r11 r10 12
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r11 r30
    addi r30 r30 12
    sw r11 r10 16
    mv r11 r30
    addi r30 r30 32
    sw r10 r11 28
    sw r9 r11 24
    sw r8 r11 20
    sw r7 r11 16
    sw r6 r11 12
    sw r5 r11 8
    sw r4 r11 4
    sw r3 r11 0
    mv r3 r11
    sll r4 r2 2
    add r28 r1 r4
    sw r3 r28 0
    subi r2 r2 1
    slt r3 r2 r0
    beq r3 r0 if_else.38381
    jr r31
if_else.38381:
    sw r1 r29 0
    sw r2 r29 4
    sw r31 r29 8
    addi r29 r29 12
    jal create_pixel.5516
    subi r29 r29 12
    lw r31 r29 8
    lw r2 r29 4
    sll r3 r2 2
    lw r4 r29 0
    add r28 r4 r3
    sw r1 r28 0
    subi r2 r2 1
    mv r1 r4
    j init_line_elements.5538
calc_dirvec.5575:
    addi r4 r0 5
    slt r4 r1 r4
    beq r4 r0 if_else.38382
    fmul f0 f1 f1
    flui f1 15820
    fori f1 f1 -13107
    fadd f0 f0 f1
    sqrt_init f1 f0
    fmul f0 f0 f1
    flui f4 16320
    flui f5 16128
    fmul f1 f5 f1
    fmul f1 f1 f0
    fsub f1 f4 f1
    fmul f0 f0 f1
    flui f1 16256
    finv_init f4 f0
    flui f5 16384
    fmul f6 f0 f4
    fsub f5 f5 f6
    fmul f4 f4 f5
    fmul f1 f1 f4
    flui f4 0
    fclt f4 f1
    bc1f fless_else.38383
    addi r4 r0 1
    j fless_cont.38384
fless_else.38383:
    mv r4 r0
fless_cont.38384:
    beq r4 r0 if_else.38385
    j if_cont.38386
if_else.38385:
    fneg f1 f1
if_cont.38386:
    flui f4 16096
    fclt f1 f4
    bc1f fless_else.38387
    fmul f4 f1 f1
    fmul f5 f4 f1
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f1 f1 f5
    flui f5 15948
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f1 f1 f5
    flui f5 15890
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f1 f1 f5
    flui f5 15843
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f1 f1 f5
    flui f5 15799
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f1 f1 f5
    flui f5 15733
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f1 f1 f4
    j fless_cont.38388
fless_else.38387:
    flui f4 16412
    fclt f1 f4
    bc1f fless_else.38389
    flui f4 16201
    fori f4 f4 4059
    flui f5 16256
    fsub f5 f1 f5
    flui f6 16256
    fadd f1 f1 f6
    finv_init f6 f1
    flui f7 16384
    fmul f1 f1 f6
    fsub f1 f7 f1
    fmul f1 f6 f1
    fmul f1 f5 f1
    fmul f5 f1 f1
    fmul f6 f5 f1
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f1 f1 f6
    flui f6 15948
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f1 f1 f6
    flui f6 15890
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f1 f1 f6
    flui f6 15843
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f1 f1 f6
    flui f6 15799
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f1 f1 f6
    flui f6 15733
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f1 f1 f5
    fadd f1 f4 f1
    j fless_cont.38390
fless_else.38389:
    flui f4 16329
    fori f4 f4 4059
    flui f5 16256
    finv_init f6 f1
    flui f7 16384
    fmul f1 f1 f6
    fsub f1 f7 f1
    fmul f1 f6 f1
    fmul f1 f5 f1
    fmul f5 f1 f1
    fmul f6 f5 f1
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f1 f1 f6
    flui f6 15948
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f1 f1 f6
    flui f6 15890
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f1 f1 f6
    flui f6 15843
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f1 f1 f6
    flui f6 15799
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f1 f1 f6
    flui f6 15733
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f1 f1 f5
    fsub f1 f4 f1
fless_cont.38390:
fless_cont.38388:
    beq r4 r0 if_else.38391
    j if_cont.38392
if_else.38391:
    fneg f1 f1
if_cont.38392:
    fmul f1 f1 f2
    flui f4 16201
    fori f4 f4 4059
    flui f5 16329
    fori f5 f5 4059
    flui f6 16457
    fori f6 f6 4059
    flui f7 16585
    fori f7 f7 4059
    flui f8 15906
    fori f8 f8 -1661
    fmul f8 f1 f8
    ftoi r4 f8
    itof f8 r4
    fmul f8 f7 f8
    fsub f8 f1 f8
    flui f9 0
    fclt f9 f8
    bc1f fless_else.38393
    fmv f7 f8
    j fless_cont.38394
fless_else.38393:
    fadd f7 f8 f7
fless_cont.38394:
    fclt f6 f7
    bc1f fless_else.38395
    mv r4 r0
    j fless_cont.38396
fless_else.38395:
    addi r4 r0 1
fless_cont.38396:
    fclt f6 f7
    bc1f fless_else.38397
    fsub f7 f7 f6
    j fless_cont.38398
fless_else.38397:
fless_cont.38398:
    fclt f5 f7
    bc1f fless_else.38399
    fsub f6 f6 f7
    j fless_cont.38400
fless_else.38399:
    fmv f6 f7
fless_cont.38400:
    fclt f4 f6
    bc1f fless_else.38401
    fsub f4 f5 f6
    fmul f4 f4 f4
    fmul f5 f4 f4
    fmul f6 f5 f4
    flui f7 16256
    flui f8 16128
    fmul f4 f8 f4
    fsub f4 f7 f4
    flui f7 15658
    fori f7 f7 -22647
    fmul f5 f7 f5
    fadd f4 f4 f5
    flui f5 15027
    fori f5 f5 -32506
    fmul f5 f5 f6
    fsub f4 f4 f5
    j fless_cont.38402
fless_else.38401:
    fmul f4 f6 f6
    fmul f5 f4 f6
    fmul f7 f5 f4
    fmul f4 f7 f4
    flui f8 15914
    fori f8 f8 -21844
    fmul f5 f8 f5
    fsub f5 f6 f5
    flui f6 15368
    fori f6 f6 -31130
    fmul f6 f6 f7
    fadd f5 f5 f6
    flui f6 14669
    fori f6 f6 25782
    fmul f4 f6 f4
    fsub f4 f5 f4
fless_cont.38402:
    beq r4 r0 if_else.38403
    j if_cont.38404
if_else.38403:
    fneg f4 f4
if_cont.38404:
    flui f5 16201
    fori f5 f5 4059
    flui f6 16329
    fori f6 f6 4059
    flui f7 16457
    fori f7 f7 4059
    flui f8 16585
    fori f8 f8 4059
    flui f9 15906
    fori f9 f9 -1661
    fmul f9 f1 f9
    ftoi r4 f9
    itof f9 r4
    fmul f8 f8 f9
    fsub f1 f1 f8
    flui f8 0
    fclt f8 f1
    bc1f fless_else.38405
    j fless_cont.38406
fless_else.38405:
    fneg f1 f1
fless_cont.38406:
    fclt f7 f1
    bc1f fless_else.38407
    addi r4 r0 -1
    j fless_cont.38408
fless_else.38407:
    addi r4 r0 1
fless_cont.38408:
    fclt f7 f1
    bc1f fless_else.38409
    fsub f1 f1 f7
    j fless_cont.38410
fless_else.38409:
fless_cont.38410:
    fclt f6 f1
    bc1f fless_else.38411
    sub r4 r0 r4
    j fless_cont.38412
fless_else.38411:
fless_cont.38412:
    fclt f6 f1
    bc1f fless_else.38413
    fsub f1 f7 f1
    j fless_cont.38414
fless_else.38413:
fless_cont.38414:
    fclt f1 f5
    bc1f fless_else.38415
    fmul f1 f1 f1
    fmul f5 f1 f1
    fmul f6 f5 f1
    flui f7 16256
    flui f8 16128
    fmul f1 f8 f1
    fsub f1 f7 f1
    flui f7 15658
    fori f7 f7 -22647
    fmul f5 f7 f5
    fadd f1 f1 f5
    flui f5 15027
    fori f5 f5 -32506
    fmul f5 f5 f6
    fsub f1 f1 f5
    j fless_cont.38416
fless_else.38415:
    fsub f1 f6 f1
    fmul f5 f1 f1
    fmul f6 f5 f1
    fmul f7 f6 f5
    fmul f5 f7 f5
    flui f8 15914
    fori f8 f8 -21844
    fmul f6 f8 f6
    fsub f1 f1 f6
    flui f6 15368
    fori f6 f6 -31130
    fmul f6 f6 f7
    fadd f1 f1 f6
    flui f6 14669
    fori f6 f6 25782
    fmul f5 f6 f5
    fsub f1 f1 f5
fless_cont.38416:
    addi r5 r0 -1
    slt r28 r4 r5
    slt r4 r5 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38417
    fneg f1 f1
    j if_cont.38418
if_else.38417:
if_cont.38418:
    finv_init f5 f1
    flui f6 16384
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f4 f1
    fmul f0 f1 f0
    addi r1 r1 1
    fmul f1 f0 f0
    flui f4 15820
    fori f4 f4 -13107
    fadd f1 f1 f4
    sqrt_init f4 f1
    fmul f1 f1 f4
    flui f5 16320
    flui f6 16128
    fmul f4 f6 f4
    fmul f4 f4 f1
    fsub f4 f5 f4
    fmul f1 f1 f4
    flui f4 16256
    finv_init f5 f1
    flui f6 16384
    fmul f7 f1 f5
    fsub f6 f6 f7
    fmul f5 f5 f6
    fmul f4 f4 f5
    flui f5 0
    fclt f5 f4
    bc1f fless_else.38419
    addi r4 r0 1
    j fless_cont.38420
fless_else.38419:
    mv r4 r0
fless_cont.38420:
    beq r4 r0 if_else.38421
    j if_cont.38422
if_else.38421:
    fneg f4 f4
if_cont.38422:
    flui f5 16096
    fclt f4 f5
    bc1f fless_else.38423
    fmul f5 f4 f4
    fmul f6 f5 f4
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f4 f4 f6
    flui f6 15948
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f4 f4 f6
    flui f6 15890
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f4 f4 f6
    flui f6 15843
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f4 f4 f6
    flui f6 15799
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f4 f4 f6
    flui f6 15733
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f4 f4 f5
    j fless_cont.38424
fless_else.38423:
    flui f5 16412
    fclt f4 f5
    bc1f fless_else.38425
    flui f5 16201
    fori f5 f5 4059
    flui f6 16256
    fsub f6 f4 f6
    flui f7 16256
    fadd f4 f4 f7
    finv_init f7 f4
    flui f8 16384
    fmul f4 f4 f7
    fsub f4 f8 f4
    fmul f4 f7 f4
    fmul f4 f6 f4
    fmul f6 f4 f4
    fmul f7 f6 f4
    fmul f8 f6 f7
    fmul f9 f6 f8
    fmul f10 f6 f9
    fmul f11 f6 f10
    fmul f6 f6 f11
    flui f12 16042
    fori f12 f12 -21846
    fmul f7 f12 f7
    fsub f4 f4 f7
    flui f7 15948
    fori f7 f7 -13107
    fmul f7 f7 f8
    fadd f4 f4 f7
    flui f7 15890
    fori f7 f7 18725
    fmul f7 f7 f9
    fsub f4 f4 f7
    flui f7 15843
    fori f7 f7 -29128
    fmul f7 f7 f10
    fadd f4 f4 f7
    flui f7 15799
    fori f7 f7 -10642
    fmul f7 f7 f11
    fsub f4 f4 f7
    flui f7 15733
    fori f7 f7 -6203
    fmul f6 f7 f6
    fadd f4 f4 f6
    fadd f4 f5 f4
    j fless_cont.38426
fless_else.38425:
    flui f5 16329
    fori f5 f5 4059
    flui f6 16256
    finv_init f7 f4
    flui f8 16384
    fmul f4 f4 f7
    fsub f4 f8 f4
    fmul f4 f7 f4
    fmul f4 f6 f4
    fmul f6 f4 f4
    fmul f7 f6 f4
    fmul f8 f6 f7
    fmul f9 f6 f8
    fmul f10 f6 f9
    fmul f11 f6 f10
    fmul f6 f6 f11
    flui f12 16042
    fori f12 f12 -21846
    fmul f7 f12 f7
    fsub f4 f4 f7
    flui f7 15948
    fori f7 f7 -13107
    fmul f7 f7 f8
    fadd f4 f4 f7
    flui f7 15890
    fori f7 f7 18725
    fmul f7 f7 f9
    fsub f4 f4 f7
    flui f7 15843
    fori f7 f7 -29128
    fmul f7 f7 f10
    fadd f4 f4 f7
    flui f7 15799
    fori f7 f7 -10642
    fmul f7 f7 f11
    fsub f4 f4 f7
    flui f7 15733
    fori f7 f7 -6203
    fmul f6 f7 f6
    fadd f4 f4 f6
    fsub f4 f5 f4
fless_cont.38426:
fless_cont.38424:
    beq r4 r0 if_else.38427
    j if_cont.38428
if_else.38427:
    fneg f4 f4
if_cont.38428:
    fmul f4 f4 f3
    flui f5 16201
    fori f5 f5 4059
    flui f6 16329
    fori f6 f6 4059
    flui f7 16457
    fori f7 f7 4059
    flui f8 16585
    fori f8 f8 4059
    flui f9 15906
    fori f9 f9 -1661
    fmul f9 f4 f9
    ftoi r4 f9
    itof f9 r4
    fmul f9 f8 f9
    fsub f9 f4 f9
    flui f10 0
    fclt f10 f9
    bc1f fless_else.38429
    fmv f8 f9
    j fless_cont.38430
fless_else.38429:
    fadd f8 f9 f8
fless_cont.38430:
    fclt f7 f8
    bc1f fless_else.38431
    mv r4 r0
    j fless_cont.38432
fless_else.38431:
    addi r4 r0 1
fless_cont.38432:
    fclt f7 f8
    bc1f fless_else.38433
    fsub f8 f8 f7
    j fless_cont.38434
fless_else.38433:
fless_cont.38434:
    fclt f6 f8
    bc1f fless_else.38435
    fsub f7 f7 f8
    j fless_cont.38436
fless_else.38435:
    fmv f7 f8
fless_cont.38436:
    fclt f5 f7
    bc1f fless_else.38437
    fsub f5 f6 f7
    fmul f5 f5 f5
    fmul f6 f5 f5
    fmul f7 f6 f5
    flui f8 16256
    flui f9 16128
    fmul f5 f9 f5
    fsub f5 f8 f5
    flui f8 15658
    fori f8 f8 -22647
    fmul f6 f8 f6
    fadd f5 f5 f6
    flui f6 15027
    fori f6 f6 -32506
    fmul f6 f6 f7
    fsub f5 f5 f6
    j fless_cont.38438
fless_else.38437:
    fmul f5 f7 f7
    fmul f6 f5 f7
    fmul f8 f6 f5
    fmul f5 f8 f5
    flui f9 15914
    fori f9 f9 -21844
    fmul f6 f9 f6
    fsub f6 f7 f6
    flui f7 15368
    fori f7 f7 -31130
    fmul f7 f7 f8
    fadd f6 f6 f7
    flui f7 14669
    fori f7 f7 25782
    fmul f5 f7 f5
    fsub f5 f6 f5
fless_cont.38438:
    beq r4 r0 if_else.38439
    j if_cont.38440
if_else.38439:
    fneg f5 f5
if_cont.38440:
    flui f6 16201
    fori f6 f6 4059
    flui f7 16329
    fori f7 f7 4059
    flui f8 16457
    fori f8 f8 4059
    flui f9 16585
    fori f9 f9 4059
    flui f10 15906
    fori f10 f10 -1661
    fmul f10 f4 f10
    ftoi r4 f10
    itof f10 r4
    fmul f9 f9 f10
    fsub f4 f4 f9
    flui f9 0
    fclt f9 f4
    bc1f fless_else.38441
    j fless_cont.38442
fless_else.38441:
    fneg f4 f4
fless_cont.38442:
    fclt f8 f4
    bc1f fless_else.38443
    addi r4 r0 -1
    j fless_cont.38444
fless_else.38443:
    addi r4 r0 1
fless_cont.38444:
    fclt f8 f4
    bc1f fless_else.38445
    fsub f4 f4 f8
    j fless_cont.38446
fless_else.38445:
fless_cont.38446:
    fclt f7 f4
    bc1f fless_else.38447
    sub r4 r0 r4
    j fless_cont.38448
fless_else.38447:
fless_cont.38448:
    fclt f7 f4
    bc1f fless_else.38449
    fsub f4 f8 f4
    j fless_cont.38450
fless_else.38449:
fless_cont.38450:
    fclt f4 f6
    bc1f fless_else.38451
    fmul f4 f4 f4
    fmul f6 f4 f4
    fmul f7 f6 f4
    flui f8 16256
    flui f9 16128
    fmul f4 f9 f4
    fsub f4 f8 f4
    flui f8 15658
    fori f8 f8 -22647
    fmul f6 f8 f6
    fadd f4 f4 f6
    flui f6 15027
    fori f6 f6 -32506
    fmul f6 f6 f7
    fsub f4 f4 f6
    j fless_cont.38452
fless_else.38451:
    fsub f4 f7 f4
    fmul f6 f4 f4
    fmul f7 f6 f4
    fmul f8 f7 f6
    fmul f6 f8 f6
    flui f9 15914
    fori f9 f9 -21844
    fmul f7 f9 f7
    fsub f4 f4 f7
    flui f7 15368
    fori f7 f7 -31130
    fmul f7 f7 f8
    fadd f4 f4 f7
    flui f7 14669
    fori f7 f7 25782
    fmul f6 f7 f6
    fsub f4 f4 f6
fless_cont.38452:
    addi r5 r0 -1
    slt r28 r4 r5
    slt r4 r5 r4
    add r28 r4 r28
    slti r4 r28 1
    beq r4 r0 if_else.38453
    fneg f4 f4
    j if_cont.38454
if_else.38453:
if_cont.38454:
    finv_init f6 f4
    flui f7 16384
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f1 f4 f1
    j calc_dirvec.5575
if_else.38382:
    fmul f2 f0 f0
    fmul f3 f1 f1
    fadd f2 f2 f3
    flui f3 16256
    fadd f2 f2 f3
    sqrt_init f3 f2
    fmul f2 f2 f3
    flui f4 16320
    flui f5 16128
    fmul f3 f5 f3
    fmul f3 f3 f2
    fsub f3 f4 f3
    fmul f2 f2 f3
    finv_init f3 f2
    flui f4 16384
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f0 f0 f3
    finv_init f3 f2
    flui f4 16384
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f1 f1 f3
    flui f3 16256
    finv_init f4 f2
    flui f5 16384
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    sll r1 r2 2
    lw r1 r1 10956
    sll r2 r3 2
    add r28 r1 r2
    lw r2 r28 0
    lw r2 r2 0
    swcZ f0 r2 0
    swcZ f1 r2 4
    swcZ f2 r2 8
    addi r2 r3 40
    sll r2 r2 2
    add r28 r1 r2
    lw r2 r28 0
    lw r2 r2 0
    fneg f3 f1
    swcZ f0 r2 0
    swcZ f2 r2 4
    swcZ f3 r2 8
    addi r2 r3 80
    sll r2 r2 2
    add r28 r1 r2
    lw r2 r28 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f1
    swcZ f2 r2 0
    swcZ f3 r2 4
    swcZ f4 r2 8
    addi r2 r3 1
    sll r2 r2 2
    add r28 r1 r2
    lw r2 r28 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f1
    fneg f5 f2
    swcZ f3 r2 0
    swcZ f4 r2 4
    swcZ f5 r2 8
    addi r2 r3 41
    sll r2 r2 2
    add r28 r1 r2
    lw r2 r28 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f2
    swcZ f3 r2 0
    swcZ f4 r2 4
    swcZ f1 r2 8
    addi r2 r3 81
    sll r2 r2 2
    add r28 r1 r2
    lw r1 r28 0
    lw r1 r1 0
    fneg f2 f2
    swcZ f2 r1 0
    swcZ f0 r1 4
    swcZ f1 r1 8
    jr r31
calc_dirvecs.5636:
    slt r4 r1 r0
    beq r4 r0 if_else.38456
    jr r31
if_else.38456:
    itof f1 r1
    flui f2 15948
    fori f2 f2 -13107
    fmul f1 f1 f2
    flui f2 16230
    fori f2 f2 26214
    fsub f2 f1 f2
    flui f1 0
    flui f3 0
    swcZ f0 r29 0
    sw r3 r29 4
    sw r2 r29 8
    sw r1 r29 12
    mv r1 r0
    fmv f30 f3
    fmv f3 f0
    fmv f0 f1
    fmv f1 f30
    sw r31 r29 16
    addi r29 r29 20
    jal calc_dirvec.5575
    subi r29 r29 20
    lw r31 r29 16
    lw r1 r29 12
    itof f0 r1
    flui f1 15948
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    fori f1 f1 -13107
    fadd f2 f0 f1
    flui f0 0
    flui f1 0
    lw r2 r29 4
    addi r3 r2 2
    lw r4 r29 8
    lwcZ f3 r29 0
    mv r2 r4
    mv r1 r0
    sw r31 r29 16
    addi r29 r29 20
    jal calc_dirvec.5575
    subi r29 r29 20
    lw r31 r29 16
    lw r1 r29 12
    subi r1 r1 1
    lw r2 r29 8
    addi r2 r2 1
    addi r3 r0 5
    slt r3 r2 r3
    beq r3 r0 if_else.38458
    j if_cont.38459
if_else.38458:
    subi r2 r2 5
if_cont.38459:
    lw r3 r29 4
    lwcZ f0 r29 0
    j calc_dirvecs.5636
calc_dirvec_rows.5667:
    slt r4 r1 r0
    beq r4 r0 if_else.38460
    jr r31
if_else.38460:
    itof f0 r1
    flui f1 15948
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    fori f1 f1 26214
    fsub f0 f0 f1
    addi r4 r0 4
    sw r1 r29 0
    sw r3 r29 4
    sw r2 r29 8
    mv r1 r4
    sw r31 r29 12
    addi r29 r29 16
    jal calc_dirvecs.5636
    subi r29 r29 16
    lw r31 r29 12
    lw r1 r29 0
    subi r1 r1 1
    lw r2 r29 8
    addi r2 r2 2
    addi r3 r0 5
    slt r3 r2 r3
    beq r3 r0 if_else.38462
    j if_cont.38463
if_else.38462:
    subi r2 r2 5
if_cont.38463:
    lw r3 r29 4
    addi r3 r3 4
    j calc_dirvec_rows.5667
create_dirvec_elements.5694:
    slt r3 r2 r0
    beq r3 r0 if_else.38464
    jr r31
if_else.38464:
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r3 r30
    addi r30 r30 12
    lw r4 r0 10240
    mv r28 r4
    mv r4 r30
arrayloop.38466:
    bne r28 r0 arraycont.38467
    j arrayexit.38468
arraycont.38467:
    sw r3 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.38466
arrayexit.38468:
    mv r5 r30
    addi r30 r30 8
    sw r4 r5 4
    sw r3 r5 0
    mv r3 r5
    sll r4 r2 2
    add r28 r1 r4
    sw r3 r28 0
    subi r2 r2 1
    slt r3 r2 r0
    beq r3 r0 if_else.38469
    jr r31
if_else.38469:
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r3 r30
    addi r30 r30 12
    lw r4 r0 10240
    mv r28 r4
    mv r4 r30
arrayloop.38471:
    bne r28 r0 arraycont.38472
    j arrayexit.38473
arraycont.38472:
    sw r3 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.38471
arrayexit.38473:
    mv r5 r30
    addi r30 r30 8
    sw r4 r5 4
    sw r3 r5 0
    mv r3 r5
    sll r4 r2 2
    add r28 r1 r4
    sw r3 r28 0
    subi r2 r2 1
    j create_dirvec_elements.5694
create_dirvecs.5704:
    slt r2 r1 r0
    beq r2 r0 if_else.38474
    jr r31
if_else.38474:
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r2 r30
    addi r30 r30 12
    lw r3 r0 10240
    mv r28 r3
    mv r3 r30
arrayloop.38476:
    bne r28 r0 arraycont.38477
    j arrayexit.38478
arraycont.38477:
    sw r2 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.38476
arrayexit.38478:
    mv r4 r30
    addi r30 r30 8
    sw r3 r4 4
    sw r2 r4 0
    mv r2 r4
    sw r2 r30 0
    sw r2 r30 4
    sw r2 r30 8
    sw r2 r30 12
    sw r2 r30 16
    sw r2 r30 20
    sw r2 r30 24
    sw r2 r30 28
    sw r2 r30 32
    sw r2 r30 36
    sw r2 r30 40
    sw r2 r30 44
    sw r2 r30 48
    sw r2 r30 52
    sw r2 r30 56
    sw r2 r30 60
    sw r2 r30 64
    sw r2 r30 68
    sw r2 r30 72
    sw r2 r30 76
    sw r2 r30 80
    sw r2 r30 84
    sw r2 r30 88
    sw r2 r30 92
    sw r2 r30 96
    sw r2 r30 100
    sw r2 r30 104
    sw r2 r30 108
    sw r2 r30 112
    sw r2 r30 116
    sw r2 r30 120
    sw r2 r30 124
    sw r2 r30 128
    sw r2 r30 132
    sw r2 r30 136
    sw r2 r30 140
    sw r2 r30 144
    sw r2 r30 148
    sw r2 r30 152
    sw r2 r30 156
    sw r2 r30 160
    sw r2 r30 164
    sw r2 r30 168
    sw r2 r30 172
    sw r2 r30 176
    sw r2 r30 180
    sw r2 r30 184
    sw r2 r30 188
    sw r2 r30 192
    sw r2 r30 196
    sw r2 r30 200
    sw r2 r30 204
    sw r2 r30 208
    sw r2 r30 212
    sw r2 r30 216
    sw r2 r30 220
    sw r2 r30 224
    sw r2 r30 228
    sw r2 r30 232
    sw r2 r30 236
    sw r2 r30 240
    sw r2 r30 244
    sw r2 r30 248
    sw r2 r30 252
    sw r2 r30 256
    sw r2 r30 260
    sw r2 r30 264
    sw r2 r30 268
    sw r2 r30 272
    sw r2 r30 276
    sw r2 r30 280
    sw r2 r30 284
    sw r2 r30 288
    sw r2 r30 292
    sw r2 r30 296
    sw r2 r30 300
    sw r2 r30 304
    sw r2 r30 308
    sw r2 r30 312
    sw r2 r30 316
    sw r2 r30 320
    sw r2 r30 324
    sw r2 r30 328
    sw r2 r30 332
    sw r2 r30 336
    sw r2 r30 340
    sw r2 r30 344
    sw r2 r30 348
    sw r2 r30 352
    sw r2 r30 356
    sw r2 r30 360
    sw r2 r30 364
    sw r2 r30 368
    sw r2 r30 372
    sw r2 r30 376
    sw r2 r30 380
    sw r2 r30 384
    sw r2 r30 388
    sw r2 r30 392
    sw r2 r30 396
    sw r2 r30 400
    sw r2 r30 404
    sw r2 r30 408
    sw r2 r30 412
    sw r2 r30 416
    sw r2 r30 420
    sw r2 r30 424
    sw r2 r30 428
    sw r2 r30 432
    sw r2 r30 436
    sw r2 r30 440
    sw r2 r30 444
    sw r2 r30 448
    sw r2 r30 452
    sw r2 r30 456
    sw r2 r30 460
    sw r2 r30 464
    sw r2 r30 468
    sw r2 r30 472
    sw r2 r30 476
    mv r2 r30
    addi r30 r30 480
    sll r3 r1 2
    sw r2 r3 10956
    sll r2 r1 2
    lw r2 r2 10956
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r3 r30
    addi r30 r30 12
    lw r4 r0 10240
    mv r28 r4
    mv r4 r30
arrayloop.38479:
    bne r28 r0 arraycont.38480
    j arrayexit.38481
arraycont.38480:
    sw r3 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.38479
arrayexit.38481:
    mv r5 r30
    addi r30 r30 8
    sw r4 r5 4
    sw r3 r5 0
    mv r3 r5
    sw r3 r2 472
    addi r3 r0 117
    sw r1 r29 0
    mv r1 r2
    mv r2 r3
    sw r31 r29 4
    addi r29 r29 8
    jal create_dirvec_elements.5694
    subi r29 r29 8
    lw r31 r29 4
    lw r1 r29 0
    subi r1 r1 1
    slt r2 r1 r0
    beq r2 r0 if_else.38482
    jr r31
if_else.38482:
    flui f0 0
    swcZ f0 r30 0
    swcZ f0 r30 4
    swcZ f0 r30 8
    mv r2 r30
    addi r30 r30 12
    lw r3 r0 10240
    mv r28 r3
    mv r3 r30
arrayloop.38484:
    bne r28 r0 arraycont.38485
    j arrayexit.38486
arraycont.38485:
    sw r2 r30 0
    subi r28 r28 1
    addi r30 r30 4
    j arrayloop.38484
arrayexit.38486:
    mv r4 r30
    addi r30 r30 8
    sw r3 r4 4
    sw r2 r4 0
    mv r2 r4
    sw r2 r30 0
    sw r2 r30 4
    sw r2 r30 8
    sw r2 r30 12
    sw r2 r30 16
    sw r2 r30 20
    sw r2 r30 24
    sw r2 r30 28
    sw r2 r30 32
    sw r2 r30 36
    sw r2 r30 40
    sw r2 r30 44
    sw r2 r30 48
    sw r2 r30 52
    sw r2 r30 56
    sw r2 r30 60
    sw r2 r30 64
    sw r2 r30 68
    sw r2 r30 72
    sw r2 r30 76
    sw r2 r30 80
    sw r2 r30 84
    sw r2 r30 88
    sw r2 r30 92
    sw r2 r30 96
    sw r2 r30 100
    sw r2 r30 104
    sw r2 r30 108
    sw r2 r30 112
    sw r2 r30 116
    sw r2 r30 120
    sw r2 r30 124
    sw r2 r30 128
    sw r2 r30 132
    sw r2 r30 136
    sw r2 r30 140
    sw r2 r30 144
    sw r2 r30 148
    sw r2 r30 152
    sw r2 r30 156
    sw r2 r30 160
    sw r2 r30 164
    sw r2 r30 168
    sw r2 r30 172
    sw r2 r30 176
    sw r2 r30 180
    sw r2 r30 184
    sw r2 r30 188
    sw r2 r30 192
    sw r2 r30 196
    sw r2 r30 200
    sw r2 r30 204
    sw r2 r30 208
    sw r2 r30 212
    sw r2 r30 216
    sw r2 r30 220
    sw r2 r30 224
    sw r2 r30 228
    sw r2 r30 232
    sw r2 r30 236
    sw r2 r30 240
    sw r2 r30 244
    sw r2 r30 248
    sw r2 r30 252
    sw r2 r30 256
    sw r2 r30 260
    sw r2 r30 264
    sw r2 r30 268
    sw r2 r30 272
    sw r2 r30 276
    sw r2 r30 280
    sw r2 r30 284
    sw r2 r30 288
    sw r2 r30 292
    sw r2 r30 296
    sw r2 r30 300
    sw r2 r30 304
    sw r2 r30 308
    sw r2 r30 312
    sw r2 r30 316
    sw r2 r30 320
    sw r2 r30 324
    sw r2 r30 328
    sw r2 r30 332
    sw r2 r30 336
    sw r2 r30 340
    sw r2 r30 344
    sw r2 r30 348
    sw r2 r30 352
    sw r2 r30 356
    sw r2 r30 360
    sw r2 r30 364
    sw r2 r30 368
    sw r2 r30 372
    sw r2 r30 376
    sw r2 r30 380
    sw r2 r30 384
    sw r2 r30 388
    sw r2 r30 392
    sw r2 r30 396
    sw r2 r30 400
    sw r2 r30 404
    sw r2 r30 408
    sw r2 r30 412
    sw r2 r30 416
    sw r2 r30 420
    sw r2 r30 424
    sw r2 r30 428
    sw r2 r30 432
    sw r2 r30 436
    sw r2 r30 440
    sw r2 r30 444
    sw r2 r30 448
    sw r2 r30 452
    sw r2 r30 456
    sw r2 r30 460
    sw r2 r30 464
    sw r2 r30 468
    sw r2 r30 472
    sw r2 r30 476
    mv r2 r30
    addi r30 r30 480
    sll r3 r1 2
    sw r2 r3 10956
    sll r2 r1 2
    lw r2 r2 10956
    addi r3 r0 118
    sw r1 r29 4
    mv r1 r2
    mv r2 r3
    sw r31 r29 8
    addi r29 r29 12
    jal create_dirvec_elements.5694
    subi r29 r29 12
    lw r31 r29 8
    lw r1 r29 4
    subi r1 r1 1
    j create_dirvecs.5704
init_dirvec_constants.5718:
    slt r3 r2 r0
    beq r3 r0 if_else.38487
    jr r31
if_else.38487:
    sll r3 r2 2
    add r28 r1 r3
    lw r3 r28 0
    lw r4 r0 10240
    subi r4 r4 1
    sw r1 r29 0
    sw r2 r29 4
    mv r2 r4
    mv r1 r3
    sw r31 r29 8
    addi r29 r29 12
    jal iter_setup_dirvec_constants.4239
    subi r29 r29 12
    lw r31 r29 8
    lw r1 r29 4
    subi r1 r1 1
    slt r2 r1 r0
    beq r2 r0 if_else.38489
    jr r31
if_else.38489:
    sll r2 r1 2
    lw r3 r29 0
    add r28 r3 r2
    lw r2 r28 0
    lw r4 r0 10240
    subi r4 r4 1
    sw r1 r29 8
    mv r1 r2
    mv r2 r4
    sw r31 r29 12
    addi r29 r29 16
    jal iter_setup_dirvec_constants.4239
    subi r29 r29 16
    lw r31 r29 12
    lw r1 r29 8
    subi r2 r1 1
    lw r1 r29 0
    j init_dirvec_constants.5718
init_vecset_constants.5727:
    slt r2 r1 r0
    beq r2 r0 if_else.38491
    jr r31
if_else.38491:
    sll r2 r1 2
    lw r2 r2 10956
    lw r3 r2 476
    lw r4 r0 10240
    subi r4 r4 1
    sw r1 r29 0
    sw r2 r29 4
    mv r2 r4
    mv r1 r3
    sw r31 r29 8
    addi r29 r29 12
    jal iter_setup_dirvec_constants.4239
    subi r29 r29 12
    lw r31 r29 8
    addi r2 r0 118
    lw r1 r29 4
    sw r31 r29 8
    addi r29 r29 12
    jal init_dirvec_constants.5718
    subi r29 r29 12
    lw r31 r29 8
    lw r1 r29 0
    subi r1 r1 1
    slt r2 r1 r0
    beq r2 r0 if_else.38493
    jr r31
if_else.38493:
    sll r2 r1 2
    lw r2 r2 10956
    addi r3 r0 119
    sw r1 r29 8
    mv r1 r2
    mv r2 r3
    sw r31 r29 12
    addi r29 r29 16
    jal init_dirvec_constants.5718
    subi r29 r29 16
    lw r31 r29 12
    lw r1 r29 8
    subi r1 r1 1
    j init_vecset_constants.5727
