/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_16z;
  wire [21:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_9z[2] ? celloutsig_0_6z : celloutsig_0_3z[4];
  assign celloutsig_0_10z = in_data[30:22] + celloutsig_0_0z;
  reg [5:0] _02_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_16z[6:2], celloutsig_0_20z };
  assign out_data[37:32] = _02_;
  assign celloutsig_0_0z = in_data[93:85] & in_data[36:28];
  assign celloutsig_0_9z = celloutsig_0_3z[4:0] & in_data[35:31];
  assign celloutsig_0_18z = { in_data[64:52], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_13z } / { 1'h1, celloutsig_0_0z[6:0], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_4z } >= { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[24:10], celloutsig_0_4z, celloutsig_0_0z } <= { in_data[80:58], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } && { celloutsig_0_0z[8:4], celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[183:177] * { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[171:158] != in_data[140:127];
  assign celloutsig_0_20z = in_data[42:40] != { celloutsig_0_5z[5:4], celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[28:0] != { in_data[45:26], celloutsig_0_0z };
  assign celloutsig_1_1z = ~ { in_data[136:134], celloutsig_1_0z };
  assign celloutsig_1_18z = ~ { in_data[118:112], celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_16z = ~ { celloutsig_0_10z[5], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_2z = in_data[124] & in_data[165];
  assign celloutsig_0_6z = ^ { celloutsig_0_3z[6], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_1z << { in_data[125:123], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_2z } << { in_data[115:108], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[56:53] << in_data[11:8];
  assign celloutsig_0_13z = { celloutsig_0_1z[1], celloutsig_0_6z, celloutsig_0_6z } << celloutsig_0_9z[2:0];
  assign celloutsig_0_3z = { celloutsig_0_1z[3:1], celloutsig_0_1z } >> in_data[86:80];
  assign celloutsig_0_5z = celloutsig_0_3z >> celloutsig_0_3z;
  assign celloutsig_1_12z = { celloutsig_1_3z[2:0], celloutsig_1_2z } ^ { celloutsig_1_3z[3:1], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_13z[10:7], celloutsig_1_5z } ^ celloutsig_1_13z[4:0];
  assign celloutsig_0_38z = ~((celloutsig_0_11z & celloutsig_0_4z) | (celloutsig_0_5z[4] & celloutsig_0_18z[18]));
  assign celloutsig_0_12z = ~((celloutsig_0_5z[1] & celloutsig_0_2z) | (celloutsig_0_5z[4] & celloutsig_0_6z));
  assign { out_data[139:128], out_data[100:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z };
endmodule
