


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************************************
    2 00000000         ;                                               uC/OS-II
                       
    3 00000000         ;                                         The Real-Time 
                       Kernel
    4 00000000         ;
    5 00000000         ;                               (c) Copyright 1992-2006,
                        Micrium, Weston, FL
    6 00000000         ;                                          All Rights Re
                       served
    7 00000000         ;
    8 00000000         ;                                           Generic ARM 
                       Port
    9 00000000         ;
   10 00000000         ; File      : OS_CPU_A.ASM
   11 00000000         ; Version   : V2.86
   12 00000000         ; By        : Jean J. Labrosse
   13 00000000         ;
   14 00000000         ; For       : ARMv7M Cortex-M3
   15 00000000         ; Mode      : Thumb2
   16 00000000         ; Toolchain : RealView Development Suite
   17 00000000         ;             RealView Microcontroller Development Kit (
                       MDK)
   18 00000000         ;             ARM Developer Suite (ADS)
   19 00000000         ;             Keil uVision
   20 00000000         ;*******************************************************
                       *************************************************
   21 00000000         
   22 00000000         ;*******************************************************
                       *************************************************
   23 00000000         ;                                           PUBLIC FUNCT
                       IONS
   24 00000000         ;*******************************************************
                       *************************************************
   25 00000000         
   26 00000000         ; EXTERN  OS_ENABLED                                    
                              ; External references
   27 00000000         ; IF      :DEF:OS_ENABLED
   28 00000000         
   29 00000000                 EXTERN           OSRunning   ; External referenc
                                                            es
   30 00000000                 EXTERN           OSPrioCur
   31 00000000                 EXTERN           OSPrioHighRdy
   32 00000000                 EXTERN           OSTCBCur
   33 00000000                 EXTERN           OSTCBHighRdy
   34 00000000                 EXTERN           OSIntNesting
   35 00000000                 EXTERN           OSIntExit
   36 00000000                 EXTERN           OSTaskSwHook
   37 00000000         
   38 00000000         
   39 00000000                 EXPORT           OS_CPU_SR_Save ; Functions decl
                                                            ared in this file
   40 00000000                 EXPORT           OS_CPU_SR_Restore
   41 00000000                 EXPORT           OSStartHighRdy
   42 00000000                 EXPORT           OSCtxSw
   43 00000000                 EXPORT           OSIntCtxSw
   44 00000000                 EXPORT           PendSV_Handler
   45 00000000         



ARM Macro Assembler    Page 2 


   46 00000000         ;*******************************************************
                       *************************************************
   47 00000000         ;                                                EQUATES
                       
   48 00000000         ;*******************************************************
                       *************************************************
   49 00000000         
   50 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; Interrupt control
                                                             state register.
   51 00000000 E000ED22 
                       NVIC_SYSPRI14
                               EQU              0xE000ED22  ; System priority r
                                                            egister (priority 1
                                                            4).
   52 00000000 000000FF 
                       NVIC_PENDSV_PRI
                               EQU              0xFF        ; PendSV priority v
                                                            alue (lowest).
   53 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; Value to trigger 
                                                            PendSV exception.
   54 00000000         
   55 00000000         ;*******************************************************
                       *************************************************
   56 00000000         ;                                      CODE GENERATION D
                       IRECTIVES
   57 00000000         ;*******************************************************
                       *************************************************
   58 00000000         
   59 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   60 00000000                 THUMB
   61 00000000                 REQUIRE8
   62 00000000                 PRESERVE8
   63 00000000         
   64 00000000         ;*******************************************************
                       *************************************************
   65 00000000         ;                                   CRITICAL SECTION MET
                       HOD 3 FUNCTIONS
   66 00000000         ;
   67 00000000         ; Description: Disable/Enable interrupts by preserving t
                       he state of interrupts.  Generally speaking you
   68 00000000         ;              would store the state of the interrupt di
                       sable flag in the local variable 'cpu_sr' and then
   69 00000000         ;              disable interrupts.  'cpu_sr' is allocate
                       d in all of uC/OS-II's functions that need to
   70 00000000         ;              disable interrupts.  You would restore th
                       e interrupt disable state by copying back 'cpu_sr'
   71 00000000         ;              into the CPU's status register.
   72 00000000         ;
   73 00000000         ; Prototypes :     OS_CPU_SR  OS_CPU_SR_Save(void);
   74 00000000         ;                  void       OS_CPU_SR_Restore(OS_CPU_S
                       R cpu_sr);
   75 00000000         ;
   76 00000000         ;
   77 00000000         ; Note(s)    : 1) These functions are used in general li



ARM Macro Assembler    Page 3 


                       ke this:
   78 00000000         ;
   79 00000000         ;                 void Task (void *p_arg)
   80 00000000         ;                 {
   81 00000000         ;                 #if OS_CRITICAL_METHOD == 3          /
                       * Allocate storage for CPU status register */
   82 00000000         ;                     OS_CPU_SR  cpu_sr;
   83 00000000         ;                 #endif
   84 00000000         ;
   85 00000000         ;                          :
   86 00000000         ;                          :
   87 00000000         ;                     OS_ENTER_CRITICAL();             /
                       * cpu_sr = OS_CPU_SaveSR();                */
   88 00000000         ;                          :
   89 00000000         ;                          :
   90 00000000         ;                     OS_EXIT_CRITICAL();              /
                       * OS_CPU_RestoreSR(cpu_sr);                */
   91 00000000         ;                          :
   92 00000000         ;                          :
   93 00000000         ;                 }
   94 00000000         ;*******************************************************
                       *************************************************
   95 00000000         
   96 00000000         OS_CPU_SR_Save
   97 00000000 F3EF 8010       MRS              R0, PRIMASK ; Set prio int mask
                                                             to mask all (excep
                                                            t faults)
   98 00000004 B672            CPSID            I
   99 00000006 4770            BX               LR
  100 00000008         
  101 00000008         OS_CPU_SR_Restore
  102 00000008 F380 8810       MSR              PRIMASK, R0
  103 0000000C 4770            BX               LR
  104 0000000E         
  105 0000000E         ;*******************************************************
                       *************************************************
  106 0000000E         ;                                          START MULTITA
                       SKING
  107 0000000E         ;                                       void OSStartHigh
                       Rdy(void)
  108 0000000E         ;
  109 0000000E         ; Note(s) : 1) This function triggers a PendSV exception
                        (essentially, causes a context switch) to cause
  110 0000000E         ;              the first task to start.
  111 0000000E         ;
  112 0000000E         ;           2) OSStartHighRdy() MUST:
  113 0000000E         ;              a) Setup PendSV exception priority to low
                       est;
  114 0000000E         ;              b) Set initial PSP to 0, to tell context 
                       switcher this is first run;
  115 0000000E         ;              c) Set OSRunning to TRUE;
  116 0000000E         ;              d) Trigger PendSV exception;
  117 0000000E         ;              e) Enable interrupts (tasks will run with
                        interrupts enabled).
  118 0000000E         ;*******************************************************
                       *************************************************
  119 0000000E         
  120 0000000E         OSStartHighRdy
  121 0000000E 481F            LDR              R0, =NVIC_SYSPRI14 ; Set the Pe



ARM Macro Assembler    Page 4 


                                                            ndSV exception prio
                                                            rity
  122 00000010 F04F 01FF       LDR              R1, =NVIC_PENDSV_PRI
  123 00000014 7001            STRB             R1, [R0]
  124 00000016         
  125 00000016 2000            MOVS             R0, #0      ; Set the PSP to 0 
                                                            for initial context
                                                             switch call
  126 00000018 F380 8809       MSR              PSP, R0
  127 0000001C         
  128 0000001C 481C            LDR              R0, =OSRunning 
                                                            ; OSRunning = TRUE
  129 0000001E 2101            MOVS             R1, #1
  130 00000020 7001            STRB             R1, [R0]
  131 00000022         
  132 00000022 481C            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  133 00000024 F04F 5180       LDR              R1, =NVIC_PENDSVSET
  134 00000028 6001            STR              R1, [R0]
  135 0000002A         
  136 0000002A B662            CPSIE            I           ; Enable interrupts
                                                             at processor level
                                                            
  137 0000002C         
  138 0000002C         OSStartHang
  139 0000002C E7FE            B                OSStartHang ; Should never get 
                                                            here
  140 0000002E         
  141 0000002E         
  142 0000002E         ;*******************************************************
                       *************************************************
  143 0000002E         ;                               PERFORM A CONTEXT SWITCH
                        (From task level)
  144 0000002E         ;                                           void OSCtxSw
                       (void)
  145 0000002E         ;
  146 0000002E         ; Note(s) : 1) OSCtxSw() is called when OS wants to perf
                       orm a task context switch.  This function
  147 0000002E         ;              triggers the PendSV exception which is wh
                       ere the real work is done.
  148 0000002E         ;*******************************************************
                       *************************************************
  149 0000002E         
  150 0000002E         OSCtxSw
  151 0000002E 4819            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  152 00000030 F04F 5180       LDR              R1, =NVIC_PENDSVSET
  153 00000034 6001            STR              R1, [R0]
  154 00000036 4770            BX               LR
  155 00000038         
  156 00000038         ;*******************************************************
                       *************************************************
  157 00000038         ;                             PERFORM A CONTEXT SWITCH (
                       From interrupt level)
  158 00000038         ;                                         void OSIntCtxS



ARM Macro Assembler    Page 5 


                       w(void)
  159 00000038         ;
  160 00000038         ; Notes:    1) OSIntCtxSw() is called by OSIntExit() whe
                       n it determines a context switch is needed as
  161 00000038         ;              the result of an interrupt.  This functio
                       n simply triggers a PendSV exception which will
  162 00000038         ;              be handled when there are no more interru
                       pts active and interrupts are enabled.
  163 00000038         ;*******************************************************
                       *************************************************
  164 00000038         
  165 00000038         OSIntCtxSw
  166 00000038 4816            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  167 0000003A F04F 5180       LDR              R1, =NVIC_PENDSVSET
  168 0000003E 6001            STR              R1, [R0]
  169 00000040 4770            BX               LR
  170 00000042         
  171 00000042         ;*******************************************************
                       *************************************************
  172 00000042         ;                                         HANDLE PendSV 
                       EXCEPTION
  173 00000042         ;                                     void OS_CPU_PendSV
                       Handler(void)
  174 00000042         ;
  175 00000042         ; Note(s) : 1) PendSV is used to cause a context switch.
                         This is a recommended method for performing
  176 00000042         ;              context switches with Cortex-M3.  This is
                        because the Cortex-M3 auto-saves half of the
  177 00000042         ;              processor context on any exception, and r
                       estores same on return from exception.  So only
  178 00000042         ;              saving of R4-R11 is required and fixing u
                       p the stack pointers.  Using the PendSV exception
  179 00000042         ;              this way means that context saving and re
                       storing is identical whether it is initiated from
  180 00000042         ;              a thread or occurs due to an interrupt or
                        exception.
  181 00000042         ;
  182 00000042         ;           2) Pseudo-code is:
  183 00000042         ;              a) Get the process SP, if 0 then skip (go
                       to d) the saving part (first context switch);
  184 00000042         ;              b) Save remaining regs r4-r11 on process 
                       stack;
  185 00000042         ;              c) Save the process SP in its TCB, OSTCBC
                       ur->OSTCBStkPtr = SP;
  186 00000042         ;              d) Call OSTaskSwHook();
  187 00000042         ;              e) Get current high priority, OSPrioCur =
                        OSPrioHighRdy;
  188 00000042         ;              f) Get current ready thread TCB, OSTCBCur
                        = OSTCBHighRdy;
  189 00000042         ;              g) Get new process SP from TCB, SP = OSTC
                       BHighRdy->OSTCBStkPtr;
  190 00000042         ;              h) Restore R4-R11 from new process stack;
                       
  191 00000042         ;              i) Perform exception return which will re
                       store remaining context.
  192 00000042         ;



ARM Macro Assembler    Page 6 


  193 00000042         ;           3) On entry into PendSV handler:
  194 00000042         ;              a) The following have been saved on the p
                       rocess stack (by processor):
  195 00000042         ;                 xPSR, PC, LR, R12, R0-R3
  196 00000042         ;              b) Processor mode is switched to Handler 
                       mode (from Thread mode)
  197 00000042         ;              c) Stack is Main stack (switched from Pro
                       cess stack)
  198 00000042         ;              d) OSTCBCur      points to the OS_TCB of 
                       the task to suspend
  199 00000042         ;                 OSTCBHighRdy  points to the OS_TCB of 
                       the task to resume
  200 00000042         ;
  201 00000042         ;           4) Since PendSV is set to lowest priority in
                        the system (by OSStartHighRdy() above), we
  202 00000042         ;              know that it will only be run when no oth
                       er exception or interrupt is active, and
  203 00000042         ;              therefore safe to assume that context bei
                       ng switched out was using the process stack (PSP).
  204 00000042         ;*******************************************************
                       *************************************************
  205 00000042         
  206 00000042         PendSV_Handler
  207 00000042 B672            CPSID            I           ; Prevent interrupt
                                                            ion during context 
                                                            switch
  208 00000044 F3EF 8009       MRS              R0, PSP     ; PSP is process st
                                                            ack pointer
  209 00000048 B138            CBZ              R0, OS_CPU_PendSVHandler_nosave
 
                                                            ; Skip register sav
                                                            e the first time
  210 0000004A         
  211 0000004A 3820            SUBS             R0, R0, #0x20 ; Save remaining 
                                                            regs r4-11 on proce
                                                            ss stack
  212 0000004C E880 0FF0       STM              R0, {R4-R11}
  213 00000050         
  214 00000050                 IF               {FPU} != "SoftVFP"
  215 00000050 ED20 8B10       VSTMFD           r0!, {d8 - d15} ; push FPU regi
                                                            ster s16~s31
  216 00000054                 ENDIF
  217 00000054         
  218 00000054 4910            LDR              R1, =OSTCBCur ; OSTCBCur->OSTCB
                                                            StkPtr = SP;
  219 00000056 6809            LDR              R1, [R1]
  220 00000058 6008            STR              R0, [R1]    ; R0 is SP of proce
                                                            ss being switched o
                                                            ut
  221 0000005A         
  222 0000005A         ; At this point, entire context of process has been save
                       d
  223 0000005A         OS_CPU_PendSVHandler_nosave
  224 0000005A B500            PUSH             {R14}       ; Save LR exc_retur
                                                            n value
  225 0000005C 480F            LDR              R0, =OSTaskSwHook 
                                                            ; OSTaskSwHook();
  226 0000005E 4780            BLX              R0
  227 00000060 F85D EB04       POP              {R14}



ARM Macro Assembler    Page 7 


  228 00000064         
  229 00000064 480E            LDR              R0, =OSPrioCur ; OSPrioCur = OS
                                                            PrioHighRdy;
  230 00000066 490F            LDR              R1, =OSPrioHighRdy
  231 00000068 780A            LDRB             R2, [R1]
  232 0000006A 7002            STRB             R2, [R0]
  233 0000006C         
  234 0000006C 480A            LDR              R0, =OSTCBCur ; OSTCBCur  = OST
                                                            CBHighRdy;
  235 0000006E 490E            LDR              R1, =OSTCBHighRdy
  236 00000070 680A            LDR              R2, [R1]
  237 00000072 6002            STR              R2, [R0]
  238 00000074         
  239 00000074 6810            LDR              R0, [R2]    ; R0 is new process
                                                             SP; SP = OSTCBHigh
                                                            Rdy->OSTCBStkPtr;
  240 00000076         
  241 00000076                 IF               {FPU} != "SoftVFP"
  242 00000076 ECB0 8B10       VLDMFD           r0!, {d8 - d15} ; pop FPU regis
                                                            ter s16~s31
  243 0000007A                 ENDIF
  244 0000007A         
  245 0000007A E890 0FF0       LDM              R0, {R4-R11} ; Restore r4-11 fr
                                                            om new process stac
                                                            k
  246 0000007E 3020            ADDS             R0, R0, #0x20
  247 00000080 F380 8809       MSR              PSP, R0     ; Load PSP with new
                                                             process SP
  248 00000084 F04E 0E04       ORR              LR, LR, #0x04 ; Ensure exceptio
                                                            n return uses proce
                                                            ss stack
  249 00000088 B662            CPSIE            I
  250 0000008A 4770            BX               LR          ; Exception return 
                                                            will restore remain
                                                            ing context
  251 0000008C         
  252 0000008C         ; ENDIF
  253 0000008C         
  254 0000008C                 END
              E000ED22 
              00000000 
              E000ED04 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=uwb\os_cpu_a.d -ouwb\os_cpu_a.o -IF:\zhangyusheng\Project\UWB\U
WB第三版\UWB--第三版带距离校正\UWB\MDK-ARM\RTE -ID:\Keil_v5\ARM\PACK\ARM\CMSIS\
4.5.0\CMSIS\Include -ID:\Keil_v5\ARM\PACK\Keil\STM32L4xx_DFP\2.1.0\Drivers\CMSI
S\Device\ST\STM32L4xx\Include --predefine="__MICROLIB SETA 1" --predefine="__UV
ISION_VERSION SETA 517" --predefine="_RTE_ SETA 1" --predefine="STM32L412xx SET
A 1" --list=os_cpu_a.lst ..\uCOS-II\port\os_cpu_a.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 59 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      None
Comment: .text unused
OSCtxSw 0000002E

Symbol: OSCtxSw
   Definitions
      At line 150 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 42 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OSCtxSw used once
OSIntCtxSw 00000038

Symbol: OSIntCtxSw
   Definitions
      At line 165 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 43 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OSIntCtxSw used once
OSStartHang 0000002C

Symbol: OSStartHang
   Definitions
      At line 138 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 139 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OSStartHang used once
OSStartHighRdy 0000000E

Symbol: OSStartHighRdy
   Definitions
      At line 120 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 41 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OSStartHighRdy used once
OS_CPU_PendSVHandler_nosave 0000005A

Symbol: OS_CPU_PendSVHandler_nosave
   Definitions
      At line 223 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 209 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OS_CPU_PendSVHandler_nosave used once
OS_CPU_SR_Restore 00000008

Symbol: OS_CPU_SR_Restore
   Definitions
      At line 101 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 40 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OS_CPU_SR_Restore used once
OS_CPU_SR_Save 00000000

Symbol: OS_CPU_SR_Save



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 96 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 39 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OS_CPU_SR_Save used once
PendSV_Handler 00000042

Symbol: PendSV_Handler
   Definitions
      At line 206 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 44 in file ..\uCOS-II\port\os_cpu_a.s
Comment: PendSV_Handler used once
9 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 50 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 132 in file ..\uCOS-II\port\os_cpu_a.s
      At line 151 in file ..\uCOS-II\port\os_cpu_a.s
      At line 166 in file ..\uCOS-II\port\os_cpu_a.s

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 53 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 133 in file ..\uCOS-II\port\os_cpu_a.s
      At line 152 in file ..\uCOS-II\port\os_cpu_a.s
      At line 167 in file ..\uCOS-II\port\os_cpu_a.s

NVIC_PENDSV_PRI 000000FF

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 52 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 122 in file ..\uCOS-II\port\os_cpu_a.s
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI14 E000ED22

Symbol: NVIC_SYSPRI14
   Definitions
      At line 51 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 121 in file ..\uCOS-II\port\os_cpu_a.s
Comment: NVIC_SYSPRI14 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSIntExit 00000000

Symbol: OSIntExit
   Definitions
      At line 35 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      None
Comment: OSIntExit unused
OSIntNesting 00000000

Symbol: OSIntNesting
   Definitions
      At line 34 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      None
Comment: OSIntNesting unused
OSPrioCur 00000000

Symbol: OSPrioCur
   Definitions
      At line 30 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 229 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OSPrioCur used once
OSPrioHighRdy 00000000

Symbol: OSPrioHighRdy
   Definitions
      At line 31 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 230 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OSPrioHighRdy used once
OSRunning 00000000

Symbol: OSRunning
   Definitions
      At line 29 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 128 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OSRunning used once
OSTCBCur 00000000

Symbol: OSTCBCur
   Definitions
      At line 32 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 218 in file ..\uCOS-II\port\os_cpu_a.s
      At line 234 in file ..\uCOS-II\port\os_cpu_a.s

OSTCBHighRdy 00000000

Symbol: OSTCBHighRdy
   Definitions
      At line 33 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 235 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OSTCBHighRdy used once
OSTaskSwHook 00000000




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

Symbol: OSTaskSwHook
   Definitions
      At line 36 in file ..\uCOS-II\port\os_cpu_a.s
   Uses
      At line 225 in file ..\uCOS-II\port\os_cpu_a.s
Comment: OSTaskSwHook used once
8 symbols
358 symbols in table
