
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 473.055 ; gain = 176.836
Command: synth_design -top top -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5816
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1361.039 ; gain = 438.332
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'PLL0_FBDIV_IN' becomes localparam in 'gtp_common' with formal parameter declaration list [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_common.v:94]
WARNING: [Synth 8-11065] parameter 'PLL1_FBDIV_IN' becomes localparam in 'gtp_common' with formal parameter declaration list [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_common.v:95]
WARNING: [Synth 8-11065] parameter 'PLL0_FBDIV_45_IN' becomes localparam in 'gtp_common' with formal parameter declaration list [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_common.v:96]
WARNING: [Synth 8-11065] parameter 'PLL1_FBDIV_45_IN' becomes localparam in 'gtp_common' with formal parameter declaration list [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_common.v:97]
WARNING: [Synth 8-11065] parameter 'PLL0_REFCLK_DIV_IN' becomes localparam in 'gtp_common' with formal parameter declaration list [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_common.v:98]
WARNING: [Synth 8-11065] parameter 'PLL1_REFCLK_DIV_IN' becomes localparam in 'gtp_common' with formal parameter declaration list [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_common.v:99]
INFO: [Synth 8-11241] undeclared symbol 'zero_vector_rx_80', assumed default net type 'wire' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/gtp_exdes.v:636]
INFO: [Synth 8-11241] undeclared symbol 'zero_vector_rx_8', assumed default net type 'wire' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/gtp_exdes.v:637]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'sys_clock' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.runs/synth_1/.Xil/Vivado-18264-DESKTOP-BC6995K/realtime/sys_clock_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sys_clock' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.runs/synth_1/.Xil/Vivado-18264-DESKTOP-BC6995K/realtime/sys_clock_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'packet_send' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/packet_send.v:1]
INFO: [Synth 8-6155] done synthesizing module 'packet_send' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/packet_send.v:1]
INFO: [Synth 8-6157] synthesizing module 'packet_rec' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/packet_rec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'packet_rec' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/packet_rec.v:1]
INFO: [Synth 8-6157] synthesizing module 'word_align' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/word_align.v:1]
INFO: [Synth 8-6155] done synthesizing module 'word_align' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/word_align.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/new/top.v:121]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.runs/synth_1/.Xil/Vivado-18264-DESKTOP-BC6995K/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.runs/synth_1/.Xil/Vivado-18264-DESKTOP-BC6995K/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'gtp_exdes' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/gtp_exdes.v:3]
INFO: [Synth 8-6157] synthesizing module 'gtp_support' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_support.v:67]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtp_GT_USRCLK_SOURCE' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73785]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73785]
INFO: [Synth 8-6157] synthesizing module 'gtp_CLOCK_MODULE' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_clock_module.v:67]
	Parameter MULT bound to: 3.000000 - type: double 
	Parameter DIVIDE bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 4.000000 - type: double 
	Parameter OUT0_DIVIDE bound to: 6.000000 - type: double 
	Parameter OUT1_DIVIDE bound to: 3 - type: integer 
	Parameter OUT2_DIVIDE bound to: 1 - type: integer 
	Parameter OUT3_DIVIDE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6155] done synthesizing module 'gtp_CLOCK_MODULE' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_clock_module.v:67]
INFO: [Synth 8-6155] done synthesizing module 'gtp_GT_USRCLK_SOURCE' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'gtp_cpll_railing' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_cpll_railing.v:68]
	Parameter USE_BUFG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2198]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2198]
INFO: [Synth 8-6155] done synthesizing module 'gtp_cpll_railing' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_cpll_railing.v:68]
INFO: [Synth 8-6157] synthesizing module 'gtp_common' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b001 
	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
INFO: [Synth 8-6157] synthesizing module 'GTPE2_COMMON' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:50886]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000000000000000000000000000001010000000000000001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter PLL0_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL0_DMON_CFG bound to: 1'b0 
	Parameter PLL0_FBDIV bound to: 4 - type: integer 
	Parameter PLL0_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL0_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL0_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL1_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL1_DMON_CFG bound to: 1'b0 
	Parameter PLL1_FBDIV bound to: 1 - type: integer 
	Parameter PLL1_FBDIV_45 bound to: 4 - type: integer 
	Parameter PLL1_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL1_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL_CLKOUT_CFG bound to: 8'b00000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b001 
	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_COMMON' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:50886]
INFO: [Synth 8-6155] done synthesizing module 'gtp_common' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_common.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtp_common_reset' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_common_reset.v:121]
INFO: [Synth 8-6155] done synthesizing module 'gtp_common_reset' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_common_reset.v:74]
INFO: [Synth 8-6157] synthesizing module 'gtp' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.runs/synth_1/.Xil/Vivado-18264-DESKTOP-BC6995K/realtime/gtp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtp' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.runs/synth_1/.Xil/Vivado-18264-DESKTOP-BC6995K/realtime/gtp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtp_support' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/support/gtp_support.v:67]
WARNING: [Synth 8-7071] port 'gt0_txpmareset_in' of module 'gtp_support' is unconnected for instance 'gtp_support_i' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/gtp_exdes.v:682]
WARNING: [Synth 8-7071] port 'gt1_txpmareset_in' of module 'gtp_support' is unconnected for instance 'gtp_support_i' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/gtp_exdes.v:682]
WARNING: [Synth 8-7071] port 'gt2_txpmareset_in' of module 'gtp_support' is unconnected for instance 'gtp_support_i' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/gtp_exdes.v:682]
WARNING: [Synth 8-7071] port 'gt3_txpmareset_in' of module 'gtp_support' is unconnected for instance 'gtp_support_i' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/gtp_exdes.v:682]
WARNING: [Synth 8-7023] instance 'gtp_support_i' of module 'gtp_support' has 309 connections declared, but only 305 given [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/gtp_exdes.v:682]
INFO: [Synth 8-6155] done synthesizing module 'gtp_exdes' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/imports/example_design/gtp_exdes.v:3]
WARNING: [Synth 8-7071] port 'tx1_clk' of module 'gtp_exdes' is unconnected for instance 'gtp_exdes_m0' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/new/top.v:132]
WARNING: [Synth 8-7071] port 'tx2_clk' of module 'gtp_exdes' is unconnected for instance 'gtp_exdes_m0' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/new/top.v:132]
WARNING: [Synth 8-7071] port 'tx3_clk' of module 'gtp_exdes' is unconnected for instance 'gtp_exdes_m0' [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/new/top.v:132]
WARNING: [Synth 8-7023] instance 'gtp_exdes_m0' of module 'gtp_exdes' has 35 connections declared, but only 32 given [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/new/top.v:132]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/new/top.v:2]
WARNING: [Synth 8-6014] Unused sequential element packet_type_reg was removed.  [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/packet_rec.v:49]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u0'. This will prevent further optimization [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/sources_1/new/top.v:121]
WARNING: [Synth 8-3917] design top has port tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port tx_disable[0] driven by constant 0
WARNING: [Synth 8-7129] Port GT0_RX_MMCM_RESET_IN in module gtp_GT_USRCLK_SOURCE is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT1_TXOUTCLK_IN in module gtp_GT_USRCLK_SOURCE is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT1_TX_MMCM_RESET_IN in module gtp_GT_USRCLK_SOURCE is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT1_RX_MMCM_RESET_IN in module gtp_GT_USRCLK_SOURCE is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT2_TXOUTCLK_IN in module gtp_GT_USRCLK_SOURCE is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT2_TX_MMCM_RESET_IN in module gtp_GT_USRCLK_SOURCE is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT2_RX_MMCM_RESET_IN in module gtp_GT_USRCLK_SOURCE is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT3_TXOUTCLK_IN in module gtp_GT_USRCLK_SOURCE is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT3_TX_MMCM_RESET_IN in module gtp_GT_USRCLK_SOURCE is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT3_RX_MMCM_RESET_IN in module gtp_GT_USRCLK_SOURCE is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_txpmareset_in in module gtp_support is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt1_txpmareset_in in module gtp_support is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt2_txpmareset_in in module gtp_support is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt3_txpmareset_in in module gtp_support is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module word_align is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt_rx_ctrl[3] in module packet_rec is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt_rx_ctrl[2] in module packet_rec is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt_rx_ctrl[1] in module packet_rec is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1479.051 ; gain = 556.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1479.051 ; gain = 556.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1479.051 ; gain = 556.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1479.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.gen/sources_1/ip/sys_clock/sys_clock/sys_clock_in_context.xdc] for cell 'sys_clock_m0'
Finished Parsing XDC File [c:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.gen/sources_1/ip/sys_clock/sys_clock/sys_clock_in_context.xdc] for cell 'sys_clock_m0'
Parsing XDC File [c:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.gen/sources_1/ip/gtp/gtp/gtp_in_context.xdc] for cell 'gtp_exdes_m0/gtp_support_i/gtp_init_i'
Finished Parsing XDC File [c:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.gen/sources_1/ip/gtp/gtp/gtp_in_context.xdc] for cell 'gtp_exdes_m0/gtp_support_i/gtp_init_i'
Parsing XDC File [c:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u0'
Finished Parsing XDC File [c:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u0'
Parsing XDC File [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/constrs_1/imports/example_design/gtp_exdes.xdc]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/constrs_1/imports/example_design/gtp_exdes.xdc:119]
Finished Parsing XDC File [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/constrs_1/imports/example_design/gtp_exdes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.srcs/constrs_1/imports/example_design/gtp_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1578.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Le chemin d'accŠs sp‚cifi‚ est introuvable.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1578.602 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for sys_clock_m0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gtp_exdes_m0/gtp_support_i/gtp_init_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'packet_send'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'packet_rec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
             SEND_HEADER |                              001 |                              010
            SEND_SEQ_NUM |                              010 |                              011
               SEND_CTRL |                              011 |                              100
               SEND_DATA |                              100 |                              101
           SEND_DATA_END |                              101 |                              111
              SEND_CHECK |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'packet_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
             WAIT_HEADER |                              001 |                              001
                 SEQ_NUM |                              010 |                              011
                    CTRL |                              011 |                              100
                    DATA |                              100 |                              101
                   CHECK |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'packet_rec'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   7 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port tx_disable[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin gtp_exdes_m0/gt_txfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtp_exdes_m0/gt_txfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtp_exdes_m0/gt0_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtp_exdes_m0/gt0_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtp_exdes_m0/gt1_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtp_exdes_m0/gt1_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtp_exdes_m0/gt2_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtp_exdes_m0/gt2_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtp_exdes_m0/gt3_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtp_exdes_m0/gt3_rxfsmresetdone_r2_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|top         | gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |sys_clock     |         1|
|2     |ila_0         |         1|
|3     |gtp           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |gtp          |     1|
|2     |ila          |     1|
|3     |sys_clock    |     1|
|4     |BUFG         |     4|
|5     |BUFH         |     1|
|6     |CARRY4       |    64|
|7     |GTPE2_COMMON |     1|
|8     |IBUFDS_GTE2  |     1|
|9     |LUT1         |    42|
|10    |LUT2         |   135|
|11    |LUT3         |    18|
|12    |LUT4         |    15|
|13    |LUT5         |    59|
|14    |LUT6         |    65|
|15    |MMCME2_ADV   |     1|
|16    |SRLC32E      |     7|
|17    |FDCE         |   137|
|18    |FDRE         |   275|
|19    |IBUF         |    10|
|20    |IBUFDS       |     1|
|21    |OBUF         |    10|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1578.602 ; gain = 655.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1578.602 ; gain = 556.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1578.602 ; gain = 655.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1578.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Le chemin d'accŠs sp‚cifi‚ est introuvable.
Synth Design complete | Checksum: e4cdd5e1
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1578.602 ; gain = 1068.562
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1578.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yohan/Desktop/gtp_5g_test/gtp_5g_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 23:00:38 2024...
