{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557737628805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557737628810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 16:53:48 2019 " "Processing started: Mon May 13 16:53:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557737628810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557737628810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_stable -c key_stable " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_stable -c key_stable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557737628810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557737629236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557737629236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercise/key_stable/rtl/key_stable.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercise/key_stable/rtl/key_stable.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_stable " "Found entity 1: key_stable" {  } { { "../rtl/key_stable.v" "" { Text "H:/my_workshop/learn_fpga/exercise/key_stable/rtl/key_stable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557737637902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557737637902 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "FILTER0 key_stable.v(87) " "Verilog HDL error at key_stable.v(87): object \"FILTER0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/key_stable.v" "" { Text "H:/my_workshop/learn_fpga/exercise/key_stable/rtl/key_stable.v" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1557737637903 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "FILTER0 key_stable.v(94) " "Verilog HDL error at key_stable.v(94): object \"FILTER0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/key_stable.v" "" { Text "H:/my_workshop/learn_fpga/exercise/key_stable/rtl/key_stable.v" 94 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1557737637903 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "FILTER0 key_stable.v(109) " "Verilog HDL error at key_stable.v(109): object \"FILTER0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/key_stable.v" "" { Text "H:/my_workshop/learn_fpga/exercise/key_stable/rtl/key_stable.v" 109 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1557737637903 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557737637938 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 13 16:53:57 2019 " "Processing ended: Mon May 13 16:53:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557737637938 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557737637938 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557737637938 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557737637938 ""}
