
ADC_STM32F413ZHT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c74  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  08006e58  08006e58  00007e58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007268  08007268  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007268  08007268  00008268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007270  08007270  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007270  08007270  00008270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007274  08007274  00008274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007278  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  200001d4  0800744c  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  0800744c  0000943c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a97b  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d6c  00000000  00000000  00013b7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000900  00000000  00000000  000158f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006da  00000000  00000000  000161f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000223a7  00000000  00000000  000168ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bd22  00000000  00000000  00038c71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d320d  00000000  00000000  00044993  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00117ba0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003458  00000000  00000000  00117be4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  0011b03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006e3c 	.word	0x08006e3c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08006e3c 	.word	0x08006e3c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <__io_putchar>:

UART_HandleTypeDef huart6;

/* USER CODE BEGIN PV */
// Redirect printf to UART
int __io_putchar(int ch) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000ef0:	1d39      	adds	r1, r7, #4
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	4803      	ldr	r0, [pc, #12]	@ (8000f08 <__io_putchar+0x20>)
 8000efa:	f002 faed 	bl	80034d8 <HAL_UART_Transmit>
    return ch;
 8000efe:	687b      	ldr	r3, [r7, #4]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	200002a0 	.word	0x200002a0

08000f0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f0c:	b598      	push	{r3, r4, r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f10:	f000 fbb8 	bl	8001684 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f14:	f000 f858 	bl	8000fc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f18:	f000 f950 	bl	80011bc <MX_GPIO_Init>
  MX_DMA_Init();
 8000f1c:	f000 f92e 	bl	800117c <MX_DMA_Init>
  MX_ADC1_Init();
 8000f20:	f000 f8b0 	bl	8001084 <MX_ADC1_Init>
  MX_USART6_UART_Init();
 8000f24:	f000 f900 	bl	8001128 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
//  HAL_ADC_Start_DMA(&hadc1, adc_buffer, BUFFER_SIZE);
  HAL_ADC_Start(&hadc1);
 8000f28:	481e      	ldr	r0, [pc, #120]	@ (8000fa4 <main+0x98>)
 8000f2a:	f000 fc85 	bl	8001838 <HAL_ADC_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Starting ADC in Polling Mode...\r\n");
 8000f2e:	481e      	ldr	r0, [pc, #120]	@ (8000fa8 <main+0x9c>)
 8000f30:	f004 f816 	bl	8004f60 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("Polling for ADC conversion...\r\n");
 8000f34:	481d      	ldr	r0, [pc, #116]	@ (8000fac <main+0xa0>)
 8000f36:	f004 f813 	bl	8004f60 <puts>

	    // Poll for ADC conversion completion
	    if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 8000f3a:	f04f 31ff 	mov.w	r1, #4294967295
 8000f3e:	4819      	ldr	r0, [pc, #100]	@ (8000fa4 <main+0x98>)
 8000f40:	f000 fd2e 	bl	80019a0 <HAL_ADC_PollForConversion>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d126      	bne.n	8000f98 <main+0x8c>
	    	printf("Conversion complete!\r\n");
 8000f4a:	4819      	ldr	r0, [pc, #100]	@ (8000fb0 <main+0xa4>)
 8000f4c:	f004 f808 	bl	8004f60 <puts>
	        // Get raw ADC value
	        adc_value = HAL_ADC_GetValue(&hadc1);
 8000f50:	4814      	ldr	r0, [pc, #80]	@ (8000fa4 <main+0x98>)
 8000f52:	f000 fdb0 	bl	8001ab6 <HAL_ADC_GetValue>
 8000f56:	4603      	mov	r3, r0
 8000f58:	4a16      	ldr	r2, [pc, #88]	@ (8000fb4 <main+0xa8>)
 8000f5a:	6013      	str	r3, [r2, #0]

	        // Convert raw value to voltage
	        voltage = (adc_value * 3.3f) / 4095;
 8000f5c:	4b15      	ldr	r3, [pc, #84]	@ (8000fb4 <main+0xa8>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	ee07 3a90 	vmov	s15, r3
 8000f64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f68:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000fb8 <main+0xac>
 8000f6c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f70:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8000fbc <main+0xb0>
 8000f74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f78:	4b11      	ldr	r3, [pc, #68]	@ (8000fc0 <main+0xb4>)
 8000f7a:	edc3 7a00 	vstr	s15, [r3]

	        // Print voltage via UART
	        printf("ADC Value: %lu, Voltage: %.2f V\r\n", adc_value, voltage);
 8000f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb4 <main+0xa8>)
 8000f80:	681c      	ldr	r4, [r3, #0]
 8000f82:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <main+0xb4>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fb06 	bl	8000598 <__aeabi_f2d>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	4621      	mov	r1, r4
 8000f92:	480c      	ldr	r0, [pc, #48]	@ (8000fc4 <main+0xb8>)
 8000f94:	f003 ff7c 	bl	8004e90 <iprintf>
	    }

	    HAL_Delay(500); // Optional delay for readability
 8000f98:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f9c:	f000 fbe4 	bl	8001768 <HAL_Delay>
	  printf("Polling for ADC conversion...\r\n");
 8000fa0:	e7c8      	b.n	8000f34 <main+0x28>
 8000fa2:	bf00      	nop
 8000fa4:	200001f8 	.word	0x200001f8
 8000fa8:	08006e58 	.word	0x08006e58
 8000fac:	08006e7c 	.word	0x08006e7c
 8000fb0:	08006e9c 	.word	0x08006e9c
 8000fb4:	200001f0 	.word	0x200001f0
 8000fb8:	40533333 	.word	0x40533333
 8000fbc:	457ff000 	.word	0x457ff000
 8000fc0:	200001f4 	.word	0x200001f4
 8000fc4:	08006eb4 	.word	0x08006eb4

08000fc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b094      	sub	sp, #80	@ 0x50
 8000fcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fce:	f107 031c 	add.w	r3, r7, #28
 8000fd2:	2234      	movs	r2, #52	@ 0x34
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f004 f8a2 	bl	8005120 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fdc:	f107 0308 	add.w	r3, r7, #8
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fec:	2300      	movs	r3, #0
 8000fee:	607b      	str	r3, [r7, #4]
 8000ff0:	4b22      	ldr	r3, [pc, #136]	@ (800107c <SystemClock_Config+0xb4>)
 8000ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff4:	4a21      	ldr	r2, [pc, #132]	@ (800107c <SystemClock_Config+0xb4>)
 8000ff6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ffa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <SystemClock_Config+0xb4>)
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001000:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001008:	2300      	movs	r3, #0
 800100a:	603b      	str	r3, [r7, #0]
 800100c:	4b1c      	ldr	r3, [pc, #112]	@ (8001080 <SystemClock_Config+0xb8>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a1b      	ldr	r2, [pc, #108]	@ (8001080 <SystemClock_Config+0xb8>)
 8001012:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001016:	6013      	str	r3, [r2, #0]
 8001018:	4b19      	ldr	r3, [pc, #100]	@ (8001080 <SystemClock_Config+0xb8>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001020:	603b      	str	r3, [r7, #0]
 8001022:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001024:	2302      	movs	r3, #2
 8001026:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001028:	2301      	movs	r3, #1
 800102a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800102c:	2310      	movs	r3, #16
 800102e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001030:	2300      	movs	r3, #0
 8001032:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001034:	f107 031c 	add.w	r3, r7, #28
 8001038:	4618      	mov	r0, r3
 800103a:	f001 ff79 	bl	8002f30 <HAL_RCC_OscConfig>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001044:	f000 f8e2 	bl	800120c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001048:	230f      	movs	r3, #15
 800104a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800104c:	2300      	movs	r3, #0
 800104e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001050:	2300      	movs	r3, #0
 8001052:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001058:	2300      	movs	r3, #0
 800105a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800105c:	f107 0308 	add.w	r3, r7, #8
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f001 fd84 	bl	8002b70 <HAL_RCC_ClockConfig>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800106e:	f000 f8cd 	bl	800120c <Error_Handler>
  }
}
 8001072:	bf00      	nop
 8001074:	3750      	adds	r7, #80	@ 0x50
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40023800 	.word	0x40023800
 8001080:	40007000 	.word	0x40007000

08001084 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800108a:	463b      	mov	r3, r7
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001096:	4b21      	ldr	r3, [pc, #132]	@ (800111c <MX_ADC1_Init+0x98>)
 8001098:	4a21      	ldr	r2, [pc, #132]	@ (8001120 <MX_ADC1_Init+0x9c>)
 800109a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800109c:	4b1f      	ldr	r3, [pc, #124]	@ (800111c <MX_ADC1_Init+0x98>)
 800109e:	2200      	movs	r2, #0
 80010a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010a2:	4b1e      	ldr	r3, [pc, #120]	@ (800111c <MX_ADC1_Init+0x98>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010a8:	4b1c      	ldr	r3, [pc, #112]	@ (800111c <MX_ADC1_Init+0x98>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010ae:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <MX_ADC1_Init+0x98>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010b4:	4b19      	ldr	r3, [pc, #100]	@ (800111c <MX_ADC1_Init+0x98>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010bc:	4b17      	ldr	r3, [pc, #92]	@ (800111c <MX_ADC1_Init+0x98>)
 80010be:	2200      	movs	r2, #0
 80010c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010c2:	4b16      	ldr	r3, [pc, #88]	@ (800111c <MX_ADC1_Init+0x98>)
 80010c4:	4a17      	ldr	r2, [pc, #92]	@ (8001124 <MX_ADC1_Init+0xa0>)
 80010c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010c8:	4b14      	ldr	r3, [pc, #80]	@ (800111c <MX_ADC1_Init+0x98>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010ce:	4b13      	ldr	r3, [pc, #76]	@ (800111c <MX_ADC1_Init+0x98>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010d4:	4b11      	ldr	r3, [pc, #68]	@ (800111c <MX_ADC1_Init+0x98>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80010dc:	4b0f      	ldr	r3, [pc, #60]	@ (800111c <MX_ADC1_Init+0x98>)
 80010de:	2200      	movs	r2, #0
 80010e0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010e2:	480e      	ldr	r0, [pc, #56]	@ (800111c <MX_ADC1_Init+0x98>)
 80010e4:	f000 fb64 	bl	80017b0 <HAL_ADC_Init>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80010ee:	f000 f88d 	bl	800120c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80010f2:	230a      	movs	r3, #10
 80010f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010f6:	2301      	movs	r3, #1
 80010f8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80010fa:	2301      	movs	r3, #1
 80010fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fe:	463b      	mov	r3, r7
 8001100:	4619      	mov	r1, r3
 8001102:	4806      	ldr	r0, [pc, #24]	@ (800111c <MX_ADC1_Init+0x98>)
 8001104:	f000 fce4 	bl	8001ad0 <HAL_ADC_ConfigChannel>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800110e:	f000 f87d 	bl	800120c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001112:	bf00      	nop
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	200001f8 	.word	0x200001f8
 8001120:	40012000 	.word	0x40012000
 8001124:	0f000001 	.word	0x0f000001

08001128 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800112c:	4b11      	ldr	r3, [pc, #68]	@ (8001174 <MX_USART6_UART_Init+0x4c>)
 800112e:	4a12      	ldr	r2, [pc, #72]	@ (8001178 <MX_USART6_UART_Init+0x50>)
 8001130:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001132:	4b10      	ldr	r3, [pc, #64]	@ (8001174 <MX_USART6_UART_Init+0x4c>)
 8001134:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001138:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800113a:	4b0e      	ldr	r3, [pc, #56]	@ (8001174 <MX_USART6_UART_Init+0x4c>)
 800113c:	2200      	movs	r2, #0
 800113e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001140:	4b0c      	ldr	r3, [pc, #48]	@ (8001174 <MX_USART6_UART_Init+0x4c>)
 8001142:	2200      	movs	r2, #0
 8001144:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001146:	4b0b      	ldr	r3, [pc, #44]	@ (8001174 <MX_USART6_UART_Init+0x4c>)
 8001148:	2200      	movs	r2, #0
 800114a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800114c:	4b09      	ldr	r3, [pc, #36]	@ (8001174 <MX_USART6_UART_Init+0x4c>)
 800114e:	220c      	movs	r2, #12
 8001150:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001152:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <MX_USART6_UART_Init+0x4c>)
 8001154:	2200      	movs	r2, #0
 8001156:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001158:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <MX_USART6_UART_Init+0x4c>)
 800115a:	2200      	movs	r2, #0
 800115c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800115e:	4805      	ldr	r0, [pc, #20]	@ (8001174 <MX_USART6_UART_Init+0x4c>)
 8001160:	f002 f96a 	bl	8003438 <HAL_UART_Init>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800116a:	f000 f84f 	bl	800120c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	200002a0 	.word	0x200002a0
 8001178:	40011400 	.word	0x40011400

0800117c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	607b      	str	r3, [r7, #4]
 8001186:	4b0c      	ldr	r3, [pc, #48]	@ (80011b8 <MX_DMA_Init+0x3c>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	4a0b      	ldr	r2, [pc, #44]	@ (80011b8 <MX_DMA_Init+0x3c>)
 800118c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001190:	6313      	str	r3, [r2, #48]	@ 0x30
 8001192:	4b09      	ldr	r3, [pc, #36]	@ (80011b8 <MX_DMA_Init+0x3c>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	2100      	movs	r1, #0
 80011a2:	2038      	movs	r0, #56	@ 0x38
 80011a4:	f000 ff9d 	bl	80020e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80011a8:	2038      	movs	r0, #56	@ 0x38
 80011aa:	f000 ffb6 	bl	800211a <HAL_NVIC_EnableIRQ>

}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40023800 	.word	0x40023800

080011bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	607b      	str	r3, [r7, #4]
 80011c6:	4b10      	ldr	r3, [pc, #64]	@ (8001208 <MX_GPIO_Init+0x4c>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001208 <MX_GPIO_Init+0x4c>)
 80011cc:	f043 0304 	orr.w	r3, r3, #4
 80011d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001208 <MX_GPIO_Init+0x4c>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	f003 0304 	and.w	r3, r3, #4
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	603b      	str	r3, [r7, #0]
 80011e2:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <MX_GPIO_Init+0x4c>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e6:	4a08      	ldr	r2, [pc, #32]	@ (8001208 <MX_GPIO_Init+0x4c>)
 80011e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ee:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <MX_GPIO_Init+0x4c>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	40023800 	.word	0x40023800

0800120c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001210:	b672      	cpsid	i
}
 8001212:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <Error_Handler+0x8>

08001218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	4b10      	ldr	r3, [pc, #64]	@ (8001264 <HAL_MspInit+0x4c>)
 8001224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001226:	4a0f      	ldr	r2, [pc, #60]	@ (8001264 <HAL_MspInit+0x4c>)
 8001228:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800122c:	6453      	str	r3, [r2, #68]	@ 0x44
 800122e:	4b0d      	ldr	r3, [pc, #52]	@ (8001264 <HAL_MspInit+0x4c>)
 8001230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001232:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	603b      	str	r3, [r7, #0]
 800123e:	4b09      	ldr	r3, [pc, #36]	@ (8001264 <HAL_MspInit+0x4c>)
 8001240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001242:	4a08      	ldr	r2, [pc, #32]	@ (8001264 <HAL_MspInit+0x4c>)
 8001244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001248:	6413      	str	r3, [r2, #64]	@ 0x40
 800124a:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <HAL_MspInit+0x4c>)
 800124c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40023800 	.word	0x40023800

08001268 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08a      	sub	sp, #40	@ 0x28
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a2f      	ldr	r2, [pc, #188]	@ (8001344 <HAL_ADC_MspInit+0xdc>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d157      	bne.n	800133a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	613b      	str	r3, [r7, #16]
 800128e:	4b2e      	ldr	r3, [pc, #184]	@ (8001348 <HAL_ADC_MspInit+0xe0>)
 8001290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001292:	4a2d      	ldr	r2, [pc, #180]	@ (8001348 <HAL_ADC_MspInit+0xe0>)
 8001294:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001298:	6453      	str	r3, [r2, #68]	@ 0x44
 800129a:	4b2b      	ldr	r3, [pc, #172]	@ (8001348 <HAL_ADC_MspInit+0xe0>)
 800129c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800129e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	4b27      	ldr	r3, [pc, #156]	@ (8001348 <HAL_ADC_MspInit+0xe0>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	4a26      	ldr	r2, [pc, #152]	@ (8001348 <HAL_ADC_MspInit+0xe0>)
 80012b0:	f043 0304 	orr.w	r3, r3, #4
 80012b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b6:	4b24      	ldr	r3, [pc, #144]	@ (8001348 <HAL_ADC_MspInit+0xe0>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	f003 0304 	and.w	r3, r3, #4
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012c2:	2301      	movs	r3, #1
 80012c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012c6:	2303      	movs	r3, #3
 80012c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	4619      	mov	r1, r3
 80012d4:	481d      	ldr	r0, [pc, #116]	@ (800134c <HAL_ADC_MspInit+0xe4>)
 80012d6:	f001 fab7 	bl	8002848 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80012da:	4b1d      	ldr	r3, [pc, #116]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 80012dc:	4a1d      	ldr	r2, [pc, #116]	@ (8001354 <HAL_ADC_MspInit+0xec>)
 80012de:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80012e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012ec:	4b18      	ldr	r3, [pc, #96]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80012f2:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 80012f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012f8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012fa:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 80012fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001300:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001302:	4b13      	ldr	r3, [pc, #76]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 8001304:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001308:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800130a:	4b11      	ldr	r3, [pc, #68]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 800130c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001310:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001312:	4b0f      	ldr	r3, [pc, #60]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 8001314:	2200      	movs	r2, #0
 8001316:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001318:	4b0d      	ldr	r3, [pc, #52]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 800131a:	2200      	movs	r2, #0
 800131c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800131e:	480c      	ldr	r0, [pc, #48]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 8001320:	f000 ff16 	bl	8002150 <HAL_DMA_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800132a:	f7ff ff6f 	bl	800120c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a07      	ldr	r2, [pc, #28]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 8001332:	639a      	str	r2, [r3, #56]	@ 0x38
 8001334:	4a06      	ldr	r2, [pc, #24]	@ (8001350 <HAL_ADC_MspInit+0xe8>)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800133a:	bf00      	nop
 800133c:	3728      	adds	r7, #40	@ 0x28
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40012000 	.word	0x40012000
 8001348:	40023800 	.word	0x40023800
 800134c:	40020800 	.word	0x40020800
 8001350:	20000240 	.word	0x20000240
 8001354:	40026410 	.word	0x40026410

08001358 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08a      	sub	sp, #40	@ 0x28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a1d      	ldr	r2, [pc, #116]	@ (80013ec <HAL_UART_MspInit+0x94>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d134      	bne.n	80013e4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	4b1c      	ldr	r3, [pc, #112]	@ (80013f0 <HAL_UART_MspInit+0x98>)
 8001380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001382:	4a1b      	ldr	r2, [pc, #108]	@ (80013f0 <HAL_UART_MspInit+0x98>)
 8001384:	f043 0320 	orr.w	r3, r3, #32
 8001388:	6453      	str	r3, [r2, #68]	@ 0x44
 800138a:	4b19      	ldr	r3, [pc, #100]	@ (80013f0 <HAL_UART_MspInit+0x98>)
 800138c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138e:	f003 0320 	and.w	r3, r3, #32
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <HAL_UART_MspInit+0x98>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	4a14      	ldr	r2, [pc, #80]	@ (80013f0 <HAL_UART_MspInit+0x98>)
 80013a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a6:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <HAL_UART_MspInit+0x98>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PG9     ------> USART6_RX
    PG14     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 80013b2:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 80013b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b8:	2302      	movs	r3, #2
 80013ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c0:	2303      	movs	r3, #3
 80013c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80013c4:	2308      	movs	r3, #8
 80013c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	4619      	mov	r1, r3
 80013ce:	4809      	ldr	r0, [pc, #36]	@ (80013f4 <HAL_UART_MspInit+0x9c>)
 80013d0:	f001 fa3a 	bl	8002848 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80013d4:	2200      	movs	r2, #0
 80013d6:	2100      	movs	r1, #0
 80013d8:	2047      	movs	r0, #71	@ 0x47
 80013da:	f000 fe82 	bl	80020e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80013de:	2047      	movs	r0, #71	@ 0x47
 80013e0:	f000 fe9b 	bl	800211a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART6_MspInit 1 */

  }

}
 80013e4:	bf00      	nop
 80013e6:	3728      	adds	r7, #40	@ 0x28
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40011400 	.word	0x40011400
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40021800 	.word	0x40021800

080013f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <NMI_Handler+0x4>

08001400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <HardFault_Handler+0x4>

08001408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <MemManage_Handler+0x4>

08001410 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <BusFault_Handler+0x4>

08001418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <UsageFault_Handler+0x4>

08001420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800144e:	f000 f96b 	bl	8001728 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800145c:	4802      	ldr	r0, [pc, #8]	@ (8001468 <DMA2_Stream0_IRQHandler+0x10>)
 800145e:	f000 ffb7 	bl	80023d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000240 	.word	0x20000240

0800146c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001470:	4802      	ldr	r0, [pc, #8]	@ (800147c <USART6_IRQHandler+0x10>)
 8001472:	f002 f8bd 	bl	80035f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	200002a0 	.word	0x200002a0

08001480 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return 1;
 8001484:	2301      	movs	r3, #1
}
 8001486:	4618      	mov	r0, r3
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <_kill>:

int _kill(int pid, int sig)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800149a:	f003 fe93 	bl	80051c4 <__errno>
 800149e:	4603      	mov	r3, r0
 80014a0:	2216      	movs	r2, #22
 80014a2:	601a      	str	r2, [r3, #0]
  return -1;
 80014a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <_exit>:

void _exit (int status)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014b8:	f04f 31ff 	mov.w	r1, #4294967295
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ffe7 	bl	8001490 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014c2:	bf00      	nop
 80014c4:	e7fd      	b.n	80014c2 <_exit+0x12>

080014c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	b086      	sub	sp, #24
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	60f8      	str	r0, [r7, #12]
 80014ce:	60b9      	str	r1, [r7, #8]
 80014d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d2:	2300      	movs	r3, #0
 80014d4:	617b      	str	r3, [r7, #20]
 80014d6:	e00a      	b.n	80014ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014d8:	f3af 8000 	nop.w
 80014dc:	4601      	mov	r1, r0
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	1c5a      	adds	r2, r3, #1
 80014e2:	60ba      	str	r2, [r7, #8]
 80014e4:	b2ca      	uxtb	r2, r1
 80014e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	3301      	adds	r3, #1
 80014ec:	617b      	str	r3, [r7, #20]
 80014ee:	697a      	ldr	r2, [r7, #20]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	dbf0      	blt.n	80014d8 <_read+0x12>
  }

  return len;
 80014f6:	687b      	ldr	r3, [r7, #4]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	e009      	b.n	8001526 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	1c5a      	adds	r2, r3, #1
 8001516:	60ba      	str	r2, [r7, #8]
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fce4 	bl	8000ee8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	3301      	adds	r3, #1
 8001524:	617b      	str	r3, [r7, #20]
 8001526:	697a      	ldr	r2, [r7, #20]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	429a      	cmp	r2, r3
 800152c:	dbf1      	blt.n	8001512 <_write+0x12>
  }
  return len;
 800152e:	687b      	ldr	r3, [r7, #4]
}
 8001530:	4618      	mov	r0, r3
 8001532:	3718      	adds	r7, #24
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <_close>:

int _close(int file)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001540:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001544:	4618      	mov	r0, r3
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001560:	605a      	str	r2, [r3, #4]
  return 0;
 8001562:	2300      	movs	r3, #0
}
 8001564:	4618      	mov	r0, r3
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr

08001570 <_isatty>:

int _isatty(int file)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001578:	2301      	movs	r3, #1
}
 800157a:	4618      	mov	r0, r3
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001586:	b480      	push	{r7}
 8001588:	b085      	sub	sp, #20
 800158a:	af00      	add	r7, sp, #0
 800158c:	60f8      	str	r0, [r7, #12]
 800158e:	60b9      	str	r1, [r7, #8]
 8001590:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001592:	2300      	movs	r3, #0
}
 8001594:	4618      	mov	r0, r3
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a8:	4a14      	ldr	r2, [pc, #80]	@ (80015fc <_sbrk+0x5c>)
 80015aa:	4b15      	ldr	r3, [pc, #84]	@ (8001600 <_sbrk+0x60>)
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015b4:	4b13      	ldr	r3, [pc, #76]	@ (8001604 <_sbrk+0x64>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d102      	bne.n	80015c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015bc:	4b11      	ldr	r3, [pc, #68]	@ (8001604 <_sbrk+0x64>)
 80015be:	4a12      	ldr	r2, [pc, #72]	@ (8001608 <_sbrk+0x68>)
 80015c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015c2:	4b10      	ldr	r3, [pc, #64]	@ (8001604 <_sbrk+0x64>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4413      	add	r3, r2
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d207      	bcs.n	80015e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015d0:	f003 fdf8 	bl	80051c4 <__errno>
 80015d4:	4603      	mov	r3, r0
 80015d6:	220c      	movs	r2, #12
 80015d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015da:	f04f 33ff 	mov.w	r3, #4294967295
 80015de:	e009      	b.n	80015f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015e0:	4b08      	ldr	r3, [pc, #32]	@ (8001604 <_sbrk+0x64>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015e6:	4b07      	ldr	r3, [pc, #28]	@ (8001604 <_sbrk+0x64>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4413      	add	r3, r2
 80015ee:	4a05      	ldr	r2, [pc, #20]	@ (8001604 <_sbrk+0x64>)
 80015f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015f2:	68fb      	ldr	r3, [r7, #12]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3718      	adds	r7, #24
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20050000 	.word	0x20050000
 8001600:	00000400 	.word	0x00000400
 8001604:	200002e8 	.word	0x200002e8
 8001608:	20000440 	.word	0x20000440

0800160c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001610:	4b06      	ldr	r3, [pc, #24]	@ (800162c <SystemInit+0x20>)
 8001612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001616:	4a05      	ldr	r2, [pc, #20]	@ (800162c <SystemInit+0x20>)
 8001618:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800161c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8001630:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001668 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001634:	f7ff ffea 	bl	800160c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001638:	480c      	ldr	r0, [pc, #48]	@ (800166c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800163a:	490d      	ldr	r1, [pc, #52]	@ (8001670 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800163c:	4a0d      	ldr	r2, [pc, #52]	@ (8001674 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800163e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001640:	e002      	b.n	8001648 <LoopCopyDataInit>

08001642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001646:	3304      	adds	r3, #4

08001648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800164a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800164c:	d3f9      	bcc.n	8001642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800164e:	4a0a      	ldr	r2, [pc, #40]	@ (8001678 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001650:	4c0a      	ldr	r4, [pc, #40]	@ (800167c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001654:	e001      	b.n	800165a <LoopFillZerobss>

08001656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001658:	3204      	adds	r2, #4

0800165a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800165a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800165c:	d3fb      	bcc.n	8001656 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800165e:	f003 fdb7 	bl	80051d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001662:	f7ff fc53 	bl	8000f0c <main>
  bx  lr    
 8001666:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001668:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800166c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001670:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001674:	08007278 	.word	0x08007278
  ldr r2, =_sbss
 8001678:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800167c:	2000043c 	.word	0x2000043c

08001680 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001680:	e7fe      	b.n	8001680 <ADC_IRQHandler>
	...

08001684 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001688:	4b0e      	ldr	r3, [pc, #56]	@ (80016c4 <HAL_Init+0x40>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a0d      	ldr	r2, [pc, #52]	@ (80016c4 <HAL_Init+0x40>)
 800168e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001692:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001694:	4b0b      	ldr	r3, [pc, #44]	@ (80016c4 <HAL_Init+0x40>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a0a      	ldr	r2, [pc, #40]	@ (80016c4 <HAL_Init+0x40>)
 800169a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800169e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016a0:	4b08      	ldr	r3, [pc, #32]	@ (80016c4 <HAL_Init+0x40>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a07      	ldr	r2, [pc, #28]	@ (80016c4 <HAL_Init+0x40>)
 80016a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016ac:	2003      	movs	r0, #3
 80016ae:	f000 fd0d 	bl	80020cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016b2:	200f      	movs	r0, #15
 80016b4:	f000 f808 	bl	80016c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016b8:	f7ff fdae 	bl	8001218 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40023c00 	.word	0x40023c00

080016c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016d0:	4b12      	ldr	r3, [pc, #72]	@ (800171c <HAL_InitTick+0x54>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b12      	ldr	r3, [pc, #72]	@ (8001720 <HAL_InitTick+0x58>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	4619      	mov	r1, r3
 80016da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016de:	fbb3 f3f1 	udiv	r3, r3, r1
 80016e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 fd25 	bl	8002136 <HAL_SYSTICK_Config>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e00e      	b.n	8001714 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2b0f      	cmp	r3, #15
 80016fa:	d80a      	bhi.n	8001712 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016fc:	2200      	movs	r2, #0
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	f04f 30ff 	mov.w	r0, #4294967295
 8001704:	f000 fced 	bl	80020e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001708:	4a06      	ldr	r2, [pc, #24]	@ (8001724 <HAL_InitTick+0x5c>)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	e000      	b.n	8001714 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
}
 8001714:	4618      	mov	r0, r3
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000000 	.word	0x20000000
 8001720:	20000008 	.word	0x20000008
 8001724:	20000004 	.word	0x20000004

08001728 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800172c:	4b06      	ldr	r3, [pc, #24]	@ (8001748 <HAL_IncTick+0x20>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	461a      	mov	r2, r3
 8001732:	4b06      	ldr	r3, [pc, #24]	@ (800174c <HAL_IncTick+0x24>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4413      	add	r3, r2
 8001738:	4a04      	ldr	r2, [pc, #16]	@ (800174c <HAL_IncTick+0x24>)
 800173a:	6013      	str	r3, [r2, #0]
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	20000008 	.word	0x20000008
 800174c:	200002ec 	.word	0x200002ec

08001750 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  return uwTick;
 8001754:	4b03      	ldr	r3, [pc, #12]	@ (8001764 <HAL_GetTick+0x14>)
 8001756:	681b      	ldr	r3, [r3, #0]
}
 8001758:	4618      	mov	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	200002ec 	.word	0x200002ec

08001768 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001770:	f7ff ffee 	bl	8001750 <HAL_GetTick>
 8001774:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001780:	d005      	beq.n	800178e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001782:	4b0a      	ldr	r3, [pc, #40]	@ (80017ac <HAL_Delay+0x44>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	461a      	mov	r2, r3
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	4413      	add	r3, r2
 800178c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800178e:	bf00      	nop
 8001790:	f7ff ffde 	bl	8001750 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	429a      	cmp	r2, r3
 800179e:	d8f7      	bhi.n	8001790 <HAL_Delay+0x28>
  {
  }
}
 80017a0:	bf00      	nop
 80017a2:	bf00      	nop
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000008 	.word	0x20000008

080017b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017b8:	2300      	movs	r3, #0
 80017ba:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d101      	bne.n	80017c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e033      	b.n	800182e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d109      	bne.n	80017e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff fd4a 	bl	8001268 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2200      	movs	r2, #0
 80017de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e6:	f003 0310 	and.w	r3, r3, #16
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d118      	bne.n	8001820 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80017f6:	f023 0302 	bic.w	r3, r3, #2
 80017fa:	f043 0202 	orr.w	r2, r3, #2
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f000 fa96 	bl	8001d34 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2200      	movs	r2, #0
 800180c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	f023 0303 	bic.w	r3, r3, #3
 8001816:	f043 0201 	orr.w	r2, r3, #1
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	641a      	str	r2, [r3, #64]	@ 0x40
 800181e:	e001      	b.n	8001824 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2200      	movs	r2, #0
 8001828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800182c:	7bfb      	ldrb	r3, [r7, #15]
}
 800182e:	4618      	mov	r0, r3
 8001830:	3710      	adds	r7, #16
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
	...

08001838 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001840:	2300      	movs	r3, #0
 8001842:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800184a:	2b01      	cmp	r3, #1
 800184c:	d101      	bne.n	8001852 <HAL_ADC_Start+0x1a>
 800184e:	2302      	movs	r3, #2
 8001850:	e097      	b.n	8001982 <HAL_ADC_Start+0x14a>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2201      	movs	r2, #1
 8001856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	f003 0301 	and.w	r3, r3, #1
 8001864:	2b01      	cmp	r3, #1
 8001866:	d018      	beq.n	800189a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f042 0201 	orr.w	r2, r2, #1
 8001876:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001878:	4b45      	ldr	r3, [pc, #276]	@ (8001990 <HAL_ADC_Start+0x158>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a45      	ldr	r2, [pc, #276]	@ (8001994 <HAL_ADC_Start+0x15c>)
 800187e:	fba2 2303 	umull	r2, r3, r2, r3
 8001882:	0c9a      	lsrs	r2, r3, #18
 8001884:	4613      	mov	r3, r2
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	4413      	add	r3, r2
 800188a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800188c:	e002      	b.n	8001894 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	3b01      	subs	r3, #1
 8001892:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d1f9      	bne.n	800188e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d15f      	bne.n	8001968 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ac:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80018b0:	f023 0301 	bic.w	r3, r3, #1
 80018b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d007      	beq.n	80018da <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ce:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018e6:	d106      	bne.n	80018f6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ec:	f023 0206 	bic.w	r2, r3, #6
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	645a      	str	r2, [r3, #68]	@ 0x44
 80018f4:	e002      	b.n	80018fc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001904:	4b24      	ldr	r3, [pc, #144]	@ (8001998 <HAL_ADC_Start+0x160>)
 8001906:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001910:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f003 031f 	and.w	r3, r3, #31
 800191a:	2b00      	cmp	r3, #0
 800191c:	d10f      	bne.n	800193e <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d129      	bne.n	8001980 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	689a      	ldr	r2, [r3, #8]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	e020      	b.n	8001980 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a16      	ldr	r2, [pc, #88]	@ (800199c <HAL_ADC_Start+0x164>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d11b      	bne.n	8001980 <HAL_ADC_Start+0x148>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d114      	bne.n	8001980 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	689a      	ldr	r2, [r3, #8]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001964:	609a      	str	r2, [r3, #8]
 8001966:	e00b      	b.n	8001980 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	f043 0210 	orr.w	r2, r3, #16
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001978:	f043 0201 	orr.w	r2, r3, #1
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3714      	adds	r7, #20
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	20000000 	.word	0x20000000
 8001994:	431bde83 	.word	0x431bde83
 8001998:	40012300 	.word	0x40012300
 800199c:	40012000 	.word	0x40012000

080019a0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019bc:	d113      	bne.n	80019e6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80019c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019cc:	d10b      	bne.n	80019e6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d2:	f043 0220 	orr.w	r2, r3, #32
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e063      	b.n	8001aae <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80019e6:	f7ff feb3 	bl	8001750 <HAL_GetTick>
 80019ea:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80019ec:	e021      	b.n	8001a32 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019f4:	d01d      	beq.n	8001a32 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d007      	beq.n	8001a0c <HAL_ADC_PollForConversion+0x6c>
 80019fc:	f7ff fea8 	bl	8001750 <HAL_GetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d212      	bcs.n	8001a32 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d00b      	beq.n	8001a32 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	f043 0204 	orr.w	r2, r3, #4
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e03d      	b.n	8001aae <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0302 	and.w	r3, r3, #2
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d1d6      	bne.n	80019ee <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f06f 0212 	mvn.w	r2, #18
 8001a48:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d123      	bne.n	8001aac <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d11f      	bne.n	8001aac <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a72:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d006      	beq.n	8001a88 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d111      	bne.n	8001aac <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d105      	bne.n	8001aac <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa4:	f043 0201 	orr.w	r2, r3, #1
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b083      	sub	sp, #12
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d101      	bne.n	8001aec <HAL_ADC_ConfigChannel+0x1c>
 8001ae8:	2302      	movs	r3, #2
 8001aea:	e113      	b.n	8001d14 <HAL_ADC_ConfigChannel+0x244>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2201      	movs	r2, #1
 8001af0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b09      	cmp	r3, #9
 8001afa:	d925      	bls.n	8001b48 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	68d9      	ldr	r1, [r3, #12]
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	461a      	mov	r2, r3
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	4413      	add	r3, r2
 8001b10:	3b1e      	subs	r3, #30
 8001b12:	2207      	movs	r2, #7
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	43da      	mvns	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	400a      	ands	r2, r1
 8001b20:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	68d9      	ldr	r1, [r3, #12]
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	689a      	ldr	r2, [r3, #8]
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	4618      	mov	r0, r3
 8001b34:	4603      	mov	r3, r0
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	4403      	add	r3, r0
 8001b3a:	3b1e      	subs	r3, #30
 8001b3c:	409a      	lsls	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	430a      	orrs	r2, r1
 8001b44:	60da      	str	r2, [r3, #12]
 8001b46:	e022      	b.n	8001b8e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	6919      	ldr	r1, [r3, #16]
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	461a      	mov	r2, r3
 8001b56:	4613      	mov	r3, r2
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	4413      	add	r3, r2
 8001b5c:	2207      	movs	r2, #7
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	43da      	mvns	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	400a      	ands	r2, r1
 8001b6a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	6919      	ldr	r1, [r3, #16]
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	689a      	ldr	r2, [r3, #8]
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	4603      	mov	r3, r0
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	4403      	add	r3, r0
 8001b84:	409a      	lsls	r2, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	2b06      	cmp	r3, #6
 8001b94:	d824      	bhi.n	8001be0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	4413      	add	r3, r2
 8001ba6:	3b05      	subs	r3, #5
 8001ba8:	221f      	movs	r2, #31
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	43da      	mvns	r2, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	400a      	ands	r2, r1
 8001bb6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685a      	ldr	r2, [r3, #4]
 8001bca:	4613      	mov	r3, r2
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	4413      	add	r3, r2
 8001bd0:	3b05      	subs	r3, #5
 8001bd2:	fa00 f203 	lsl.w	r2, r0, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bde:	e04c      	b.n	8001c7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b0c      	cmp	r3, #12
 8001be6:	d824      	bhi.n	8001c32 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	4413      	add	r3, r2
 8001bf8:	3b23      	subs	r3, #35	@ 0x23
 8001bfa:	221f      	movs	r2, #31
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43da      	mvns	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	400a      	ands	r2, r1
 8001c08:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	4618      	mov	r0, r3
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4413      	add	r3, r2
 8001c22:	3b23      	subs	r3, #35	@ 0x23
 8001c24:	fa00 f203 	lsl.w	r2, r0, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	430a      	orrs	r2, r1
 8001c2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c30:	e023      	b.n	8001c7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	4413      	add	r3, r2
 8001c42:	3b41      	subs	r3, #65	@ 0x41
 8001c44:	221f      	movs	r2, #31
 8001c46:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4a:	43da      	mvns	r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	400a      	ands	r2, r1
 8001c52:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	4618      	mov	r0, r3
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685a      	ldr	r2, [r3, #4]
 8001c66:	4613      	mov	r3, r2
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	3b41      	subs	r3, #65	@ 0x41
 8001c6e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	430a      	orrs	r2, r1
 8001c78:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c7a:	4b29      	ldr	r3, [pc, #164]	@ (8001d20 <HAL_ADC_ConfigChannel+0x250>)
 8001c7c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a28      	ldr	r2, [pc, #160]	@ (8001d24 <HAL_ADC_ConfigChannel+0x254>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d10f      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0x1d8>
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2b12      	cmp	r3, #18
 8001c8e:	d10b      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a1d      	ldr	r2, [pc, #116]	@ (8001d24 <HAL_ADC_ConfigChannel+0x254>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d12b      	bne.n	8001d0a <HAL_ADC_ConfigChannel+0x23a>
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a1c      	ldr	r2, [pc, #112]	@ (8001d28 <HAL_ADC_ConfigChannel+0x258>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d003      	beq.n	8001cc4 <HAL_ADC_ConfigChannel+0x1f4>
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2b11      	cmp	r3, #17
 8001cc2:	d122      	bne.n	8001d0a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a11      	ldr	r2, [pc, #68]	@ (8001d28 <HAL_ADC_ConfigChannel+0x258>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d111      	bne.n	8001d0a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ce6:	4b11      	ldr	r3, [pc, #68]	@ (8001d2c <HAL_ADC_ConfigChannel+0x25c>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a11      	ldr	r2, [pc, #68]	@ (8001d30 <HAL_ADC_ConfigChannel+0x260>)
 8001cec:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf0:	0c9a      	lsrs	r2, r3, #18
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	4413      	add	r3, r2
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001cfc:	e002      	b.n	8001d04 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	3b01      	subs	r3, #1
 8001d02:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d1f9      	bne.n	8001cfe <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3714      	adds	r7, #20
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	40012300 	.word	0x40012300
 8001d24:	40012000 	.word	0x40012000
 8001d28:	10000012 	.word	0x10000012
 8001d2c:	20000000 	.word	0x20000000
 8001d30:	431bde83 	.word	0x431bde83

08001d34 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d3c:	4b79      	ldr	r3, [pc, #484]	@ (8001f24 <ADC_Init+0x1f0>)
 8001d3e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	685a      	ldr	r2, [r3, #4]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	431a      	orrs	r2, r3
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6859      	ldr	r1, [r3, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	021a      	lsls	r2, r3, #8
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001d8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6859      	ldr	r1, [r3, #4]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001dae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	6899      	ldr	r1, [r3, #8]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc6:	4a58      	ldr	r2, [pc, #352]	@ (8001f28 <ADC_Init+0x1f4>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d022      	beq.n	8001e12 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	689a      	ldr	r2, [r3, #8]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001dda:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	6899      	ldr	r1, [r3, #8]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	430a      	orrs	r2, r1
 8001dec:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001dfc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	6899      	ldr	r1, [r3, #8]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	e00f      	b.n	8001e32 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	689a      	ldr	r2, [r3, #8]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001e30:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f022 0202 	bic.w	r2, r2, #2
 8001e40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	6899      	ldr	r1, [r3, #8]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	7e1b      	ldrb	r3, [r3, #24]
 8001e4c:	005a      	lsls	r2, r3, #1
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	430a      	orrs	r2, r1
 8001e54:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d01b      	beq.n	8001e98 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	685a      	ldr	r2, [r3, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e6e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001e7e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	6859      	ldr	r1, [r3, #4]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	035a      	lsls	r2, r3, #13
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	430a      	orrs	r2, r1
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	e007      	b.n	8001ea8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	685a      	ldr	r2, [r3, #4]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ea6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001eb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	3b01      	subs	r3, #1
 8001ec4:	051a      	lsls	r2, r3, #20
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001edc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6899      	ldr	r1, [r3, #8]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001eea:	025a      	lsls	r2, r3, #9
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	689a      	ldr	r2, [r3, #8]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	6899      	ldr	r1, [r3, #8]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	695b      	ldr	r3, [r3, #20]
 8001f0e:	029a      	lsls	r2, r3, #10
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	430a      	orrs	r2, r1
 8001f16:	609a      	str	r2, [r3, #8]
}
 8001f18:	bf00      	nop
 8001f1a:	3714      	adds	r7, #20
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr
 8001f24:	40012300 	.word	0x40012300
 8001f28:	0f000001 	.word	0x0f000001

08001f2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f003 0307 	and.w	r3, r3, #7
 8001f3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f70 <__NVIC_SetPriorityGrouping+0x44>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f42:	68ba      	ldr	r2, [r7, #8]
 8001f44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f48:	4013      	ands	r3, r2
 8001f4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f5e:	4a04      	ldr	r2, [pc, #16]	@ (8001f70 <__NVIC_SetPriorityGrouping+0x44>)
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	60d3      	str	r3, [r2, #12]
}
 8001f64:	bf00      	nop
 8001f66:	3714      	adds	r7, #20
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f78:	4b04      	ldr	r3, [pc, #16]	@ (8001f8c <__NVIC_GetPriorityGrouping+0x18>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	0a1b      	lsrs	r3, r3, #8
 8001f7e:	f003 0307 	and.w	r3, r3, #7
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	db0b      	blt.n	8001fba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	f003 021f 	and.w	r2, r3, #31
 8001fa8:	4907      	ldr	r1, [pc, #28]	@ (8001fc8 <__NVIC_EnableIRQ+0x38>)
 8001faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fae:	095b      	lsrs	r3, r3, #5
 8001fb0:	2001      	movs	r0, #1
 8001fb2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fba:	bf00      	nop
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	e000e100 	.word	0xe000e100

08001fcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	6039      	str	r1, [r7, #0]
 8001fd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	db0a      	blt.n	8001ff6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	490c      	ldr	r1, [pc, #48]	@ (8002018 <__NVIC_SetPriority+0x4c>)
 8001fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fea:	0112      	lsls	r2, r2, #4
 8001fec:	b2d2      	uxtb	r2, r2
 8001fee:	440b      	add	r3, r1
 8001ff0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ff4:	e00a      	b.n	800200c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	4908      	ldr	r1, [pc, #32]	@ (800201c <__NVIC_SetPriority+0x50>)
 8001ffc:	79fb      	ldrb	r3, [r7, #7]
 8001ffe:	f003 030f 	and.w	r3, r3, #15
 8002002:	3b04      	subs	r3, #4
 8002004:	0112      	lsls	r2, r2, #4
 8002006:	b2d2      	uxtb	r2, r2
 8002008:	440b      	add	r3, r1
 800200a:	761a      	strb	r2, [r3, #24]
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	e000e100 	.word	0xe000e100
 800201c:	e000ed00 	.word	0xe000ed00

08002020 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002020:	b480      	push	{r7}
 8002022:	b089      	sub	sp, #36	@ 0x24
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f003 0307 	and.w	r3, r3, #7
 8002032:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	f1c3 0307 	rsb	r3, r3, #7
 800203a:	2b04      	cmp	r3, #4
 800203c:	bf28      	it	cs
 800203e:	2304      	movcs	r3, #4
 8002040:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	3304      	adds	r3, #4
 8002046:	2b06      	cmp	r3, #6
 8002048:	d902      	bls.n	8002050 <NVIC_EncodePriority+0x30>
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	3b03      	subs	r3, #3
 800204e:	e000      	b.n	8002052 <NVIC_EncodePriority+0x32>
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002054:	f04f 32ff 	mov.w	r2, #4294967295
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	43da      	mvns	r2, r3
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	401a      	ands	r2, r3
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002068:	f04f 31ff 	mov.w	r1, #4294967295
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	fa01 f303 	lsl.w	r3, r1, r3
 8002072:	43d9      	mvns	r1, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002078:	4313      	orrs	r3, r2
         );
}
 800207a:	4618      	mov	r0, r3
 800207c:	3724      	adds	r7, #36	@ 0x24
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
	...

08002088 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	3b01      	subs	r3, #1
 8002094:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002098:	d301      	bcc.n	800209e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800209a:	2301      	movs	r3, #1
 800209c:	e00f      	b.n	80020be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800209e:	4a0a      	ldr	r2, [pc, #40]	@ (80020c8 <SysTick_Config+0x40>)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	3b01      	subs	r3, #1
 80020a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020a6:	210f      	movs	r1, #15
 80020a8:	f04f 30ff 	mov.w	r0, #4294967295
 80020ac:	f7ff ff8e 	bl	8001fcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020b0:	4b05      	ldr	r3, [pc, #20]	@ (80020c8 <SysTick_Config+0x40>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020b6:	4b04      	ldr	r3, [pc, #16]	@ (80020c8 <SysTick_Config+0x40>)
 80020b8:	2207      	movs	r2, #7
 80020ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	e000e010 	.word	0xe000e010

080020cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f7ff ff29 	bl	8001f2c <__NVIC_SetPriorityGrouping>
}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b086      	sub	sp, #24
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	4603      	mov	r3, r0
 80020ea:	60b9      	str	r1, [r7, #8]
 80020ec:	607a      	str	r2, [r7, #4]
 80020ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020f4:	f7ff ff3e 	bl	8001f74 <__NVIC_GetPriorityGrouping>
 80020f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	68b9      	ldr	r1, [r7, #8]
 80020fe:	6978      	ldr	r0, [r7, #20]
 8002100:	f7ff ff8e 	bl	8002020 <NVIC_EncodePriority>
 8002104:	4602      	mov	r2, r0
 8002106:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800210a:	4611      	mov	r1, r2
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff ff5d 	bl	8001fcc <__NVIC_SetPriority>
}
 8002112:	bf00      	nop
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b082      	sub	sp, #8
 800211e:	af00      	add	r7, sp, #0
 8002120:	4603      	mov	r3, r0
 8002122:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff ff31 	bl	8001f90 <__NVIC_EnableIRQ>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b082      	sub	sp, #8
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7ff ffa2 	bl	8002088 <SysTick_Config>
 8002144:	4603      	mov	r3, r0
}
 8002146:	4618      	mov	r0, r3
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800215c:	f7ff faf8 	bl	8001750 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d101      	bne.n	800216c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e099      	b.n	80022a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2202      	movs	r2, #2
 8002170:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 0201 	bic.w	r2, r2, #1
 800218a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800218c:	e00f      	b.n	80021ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800218e:	f7ff fadf 	bl	8001750 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b05      	cmp	r3, #5
 800219a:	d908      	bls.n	80021ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2220      	movs	r2, #32
 80021a0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2203      	movs	r2, #3
 80021a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e078      	b.n	80022a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0301 	and.w	r3, r3, #1
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d1e8      	bne.n	800218e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021c4:	697a      	ldr	r2, [r7, #20]
 80021c6:	4b38      	ldr	r3, [pc, #224]	@ (80022a8 <HAL_DMA_Init+0x158>)
 80021c8:	4013      	ands	r3, r2
 80021ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	691b      	ldr	r3, [r3, #16]
 80021e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021fa:	697a      	ldr	r2, [r7, #20]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002204:	2b04      	cmp	r3, #4
 8002206:	d107      	bne.n	8002218 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002210:	4313      	orrs	r3, r2
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	4313      	orrs	r3, r2
 8002216:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	697a      	ldr	r2, [r7, #20]
 800221e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	f023 0307 	bic.w	r3, r3, #7
 800222e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002234:	697a      	ldr	r2, [r7, #20]
 8002236:	4313      	orrs	r3, r2
 8002238:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800223e:	2b04      	cmp	r3, #4
 8002240:	d117      	bne.n	8002272 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002246:	697a      	ldr	r2, [r7, #20]
 8002248:	4313      	orrs	r3, r2
 800224a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00e      	beq.n	8002272 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 fa7b 	bl	8002750 <DMA_CheckFifoParam>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d008      	beq.n	8002272 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2240      	movs	r2, #64	@ 0x40
 8002264:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800226e:	2301      	movs	r3, #1
 8002270:	e016      	b.n	80022a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f000 fa32 	bl	80026e4 <DMA_CalcBaseAndBitshift>
 8002280:	4603      	mov	r3, r0
 8002282:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002288:	223f      	movs	r2, #63	@ 0x3f
 800228a:	409a      	lsls	r2, r3
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2201      	movs	r2, #1
 800229a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3718      	adds	r7, #24
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	e010803f 	.word	0xe010803f

080022ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80022ba:	f7ff fa49 	bl	8001750 <HAL_GetTick>
 80022be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d008      	beq.n	80022de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2280      	movs	r2, #128	@ 0x80
 80022d0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e052      	b.n	8002384 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f022 0216 	bic.w	r2, r2, #22
 80022ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	695a      	ldr	r2, [r3, #20]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002302:	2b00      	cmp	r3, #0
 8002304:	d103      	bne.n	800230e <HAL_DMA_Abort+0x62>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800230a:	2b00      	cmp	r3, #0
 800230c:	d007      	beq.n	800231e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 0208 	bic.w	r2, r2, #8
 800231c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 0201 	bic.w	r2, r2, #1
 800232c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800232e:	e013      	b.n	8002358 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002330:	f7ff fa0e 	bl	8001750 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	2b05      	cmp	r3, #5
 800233c:	d90c      	bls.n	8002358 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2220      	movs	r2, #32
 8002342:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2203      	movs	r2, #3
 8002348:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e015      	b.n	8002384 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1e4      	bne.n	8002330 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800236a:	223f      	movs	r2, #63	@ 0x3f
 800236c:	409a      	lsls	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2201      	movs	r2, #1
 8002376:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	3710      	adds	r7, #16
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800239a:	b2db      	uxtb	r3, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d004      	beq.n	80023aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2280      	movs	r2, #128	@ 0x80
 80023a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e00c      	b.n	80023c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2205      	movs	r2, #5
 80023ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f022 0201 	bic.w	r2, r2, #1
 80023c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80023d8:	2300      	movs	r3, #0
 80023da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80023dc:	4b8e      	ldr	r3, [pc, #568]	@ (8002618 <HAL_DMA_IRQHandler+0x248>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a8e      	ldr	r2, [pc, #568]	@ (800261c <HAL_DMA_IRQHandler+0x24c>)
 80023e2:	fba2 2303 	umull	r2, r3, r2, r3
 80023e6:	0a9b      	lsrs	r3, r3, #10
 80023e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023fa:	2208      	movs	r2, #8
 80023fc:	409a      	lsls	r2, r3
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	4013      	ands	r3, r2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d01a      	beq.n	800243c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0304 	and.w	r3, r3, #4
 8002410:	2b00      	cmp	r3, #0
 8002412:	d013      	beq.n	800243c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f022 0204 	bic.w	r2, r2, #4
 8002422:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002428:	2208      	movs	r2, #8
 800242a:	409a      	lsls	r2, r3
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002434:	f043 0201 	orr.w	r2, r3, #1
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002440:	2201      	movs	r2, #1
 8002442:	409a      	lsls	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	4013      	ands	r3, r2
 8002448:	2b00      	cmp	r3, #0
 800244a:	d012      	beq.n	8002472 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00b      	beq.n	8002472 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800245e:	2201      	movs	r2, #1
 8002460:	409a      	lsls	r2, r3
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800246a:	f043 0202 	orr.w	r2, r3, #2
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002476:	2204      	movs	r2, #4
 8002478:	409a      	lsls	r2, r3
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	4013      	ands	r3, r2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d012      	beq.n	80024a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0302 	and.w	r3, r3, #2
 800248c:	2b00      	cmp	r3, #0
 800248e:	d00b      	beq.n	80024a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002494:	2204      	movs	r2, #4
 8002496:	409a      	lsls	r2, r3
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024a0:	f043 0204 	orr.w	r2, r3, #4
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ac:	2210      	movs	r2, #16
 80024ae:	409a      	lsls	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d043      	beq.n	8002540 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0308 	and.w	r3, r3, #8
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d03c      	beq.n	8002540 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ca:	2210      	movs	r2, #16
 80024cc:	409a      	lsls	r2, r3
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d018      	beq.n	8002512 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d108      	bne.n	8002500 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d024      	beq.n	8002540 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	4798      	blx	r3
 80024fe:	e01f      	b.n	8002540 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002504:	2b00      	cmp	r3, #0
 8002506:	d01b      	beq.n	8002540 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	4798      	blx	r3
 8002510:	e016      	b.n	8002540 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800251c:	2b00      	cmp	r3, #0
 800251e:	d107      	bne.n	8002530 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f022 0208 	bic.w	r2, r2, #8
 800252e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002534:	2b00      	cmp	r3, #0
 8002536:	d003      	beq.n	8002540 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002544:	2220      	movs	r2, #32
 8002546:	409a      	lsls	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	4013      	ands	r3, r2
 800254c:	2b00      	cmp	r3, #0
 800254e:	f000 808f 	beq.w	8002670 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0310 	and.w	r3, r3, #16
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 8087 	beq.w	8002670 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002566:	2220      	movs	r2, #32
 8002568:	409a      	lsls	r2, r3
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b05      	cmp	r3, #5
 8002578:	d136      	bne.n	80025e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f022 0216 	bic.w	r2, r2, #22
 8002588:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	695a      	ldr	r2, [r3, #20]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002598:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d103      	bne.n	80025aa <HAL_DMA_IRQHandler+0x1da>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d007      	beq.n	80025ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0208 	bic.w	r2, r2, #8
 80025b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025be:	223f      	movs	r2, #63	@ 0x3f
 80025c0:	409a      	lsls	r2, r3
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d07e      	beq.n	80026dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	4798      	blx	r3
        }
        return;
 80025e6:	e079      	b.n	80026dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d01d      	beq.n	8002632 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d10d      	bne.n	8002620 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002608:	2b00      	cmp	r3, #0
 800260a:	d031      	beq.n	8002670 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	4798      	blx	r3
 8002614:	e02c      	b.n	8002670 <HAL_DMA_IRQHandler+0x2a0>
 8002616:	bf00      	nop
 8002618:	20000000 	.word	0x20000000
 800261c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002624:	2b00      	cmp	r3, #0
 8002626:	d023      	beq.n	8002670 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	4798      	blx	r3
 8002630:	e01e      	b.n	8002670 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800263c:	2b00      	cmp	r3, #0
 800263e:	d10f      	bne.n	8002660 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f022 0210 	bic.w	r2, r2, #16
 800264e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002664:	2b00      	cmp	r3, #0
 8002666:	d003      	beq.n	8002670 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002674:	2b00      	cmp	r3, #0
 8002676:	d032      	beq.n	80026de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800267c:	f003 0301 	and.w	r3, r3, #1
 8002680:	2b00      	cmp	r3, #0
 8002682:	d022      	beq.n	80026ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2205      	movs	r2, #5
 8002688:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0201 	bic.w	r2, r2, #1
 800269a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	3301      	adds	r3, #1
 80026a0:	60bb      	str	r3, [r7, #8]
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d307      	bcc.n	80026b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1f2      	bne.n	800269c <HAL_DMA_IRQHandler+0x2cc>
 80026b6:	e000      	b.n	80026ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80026b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d005      	beq.n	80026de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	4798      	blx	r3
 80026da:	e000      	b.n	80026de <HAL_DMA_IRQHandler+0x30e>
        return;
 80026dc:	bf00      	nop
    }
  }
}
 80026de:	3718      	adds	r7, #24
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	3b10      	subs	r3, #16
 80026f4:	4a14      	ldr	r2, [pc, #80]	@ (8002748 <DMA_CalcBaseAndBitshift+0x64>)
 80026f6:	fba2 2303 	umull	r2, r3, r2, r3
 80026fa:	091b      	lsrs	r3, r3, #4
 80026fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80026fe:	4a13      	ldr	r2, [pc, #76]	@ (800274c <DMA_CalcBaseAndBitshift+0x68>)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4413      	add	r3, r2
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	461a      	mov	r2, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2b03      	cmp	r3, #3
 8002710:	d909      	bls.n	8002726 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800271a:	f023 0303 	bic.w	r3, r3, #3
 800271e:	1d1a      	adds	r2, r3, #4
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	659a      	str	r2, [r3, #88]	@ 0x58
 8002724:	e007      	b.n	8002736 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800272e:	f023 0303 	bic.w	r3, r3, #3
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800273a:	4618      	mov	r0, r3
 800273c:	3714      	adds	r7, #20
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	aaaaaaab 	.word	0xaaaaaaab
 800274c:	08006ef0 	.word	0x08006ef0

08002750 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002758:	2300      	movs	r3, #0
 800275a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002760:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d11f      	bne.n	80027aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	2b03      	cmp	r3, #3
 800276e:	d856      	bhi.n	800281e <DMA_CheckFifoParam+0xce>
 8002770:	a201      	add	r2, pc, #4	@ (adr r2, 8002778 <DMA_CheckFifoParam+0x28>)
 8002772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002776:	bf00      	nop
 8002778:	08002789 	.word	0x08002789
 800277c:	0800279b 	.word	0x0800279b
 8002780:	08002789 	.word	0x08002789
 8002784:	0800281f 	.word	0x0800281f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d046      	beq.n	8002822 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002798:	e043      	b.n	8002822 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800279e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80027a2:	d140      	bne.n	8002826 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027a8:	e03d      	b.n	8002826 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027b2:	d121      	bne.n	80027f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	2b03      	cmp	r3, #3
 80027b8:	d837      	bhi.n	800282a <DMA_CheckFifoParam+0xda>
 80027ba:	a201      	add	r2, pc, #4	@ (adr r2, 80027c0 <DMA_CheckFifoParam+0x70>)
 80027bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c0:	080027d1 	.word	0x080027d1
 80027c4:	080027d7 	.word	0x080027d7
 80027c8:	080027d1 	.word	0x080027d1
 80027cc:	080027e9 	.word	0x080027e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	73fb      	strb	r3, [r7, #15]
      break;
 80027d4:	e030      	b.n	8002838 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d025      	beq.n	800282e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027e6:	e022      	b.n	800282e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80027f0:	d11f      	bne.n	8002832 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80027f6:	e01c      	b.n	8002832 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d903      	bls.n	8002806 <DMA_CheckFifoParam+0xb6>
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	2b03      	cmp	r3, #3
 8002802:	d003      	beq.n	800280c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002804:	e018      	b.n	8002838 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	73fb      	strb	r3, [r7, #15]
      break;
 800280a:	e015      	b.n	8002838 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002810:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00e      	beq.n	8002836 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	73fb      	strb	r3, [r7, #15]
      break;
 800281c:	e00b      	b.n	8002836 <DMA_CheckFifoParam+0xe6>
      break;
 800281e:	bf00      	nop
 8002820:	e00a      	b.n	8002838 <DMA_CheckFifoParam+0xe8>
      break;
 8002822:	bf00      	nop
 8002824:	e008      	b.n	8002838 <DMA_CheckFifoParam+0xe8>
      break;
 8002826:	bf00      	nop
 8002828:	e006      	b.n	8002838 <DMA_CheckFifoParam+0xe8>
      break;
 800282a:	bf00      	nop
 800282c:	e004      	b.n	8002838 <DMA_CheckFifoParam+0xe8>
      break;
 800282e:	bf00      	nop
 8002830:	e002      	b.n	8002838 <DMA_CheckFifoParam+0xe8>
      break;   
 8002832:	bf00      	nop
 8002834:	e000      	b.n	8002838 <DMA_CheckFifoParam+0xe8>
      break;
 8002836:	bf00      	nop
    }
  } 
  
  return status; 
 8002838:	7bfb      	ldrb	r3, [r7, #15]
}
 800283a:	4618      	mov	r0, r3
 800283c:	3714      	adds	r7, #20
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop

08002848 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002848:	b480      	push	{r7}
 800284a:	b089      	sub	sp, #36	@ 0x24
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002852:	2300      	movs	r3, #0
 8002854:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002856:	2300      	movs	r3, #0
 8002858:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800285a:	2300      	movs	r3, #0
 800285c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800285e:	2300      	movs	r3, #0
 8002860:	61fb      	str	r3, [r7, #28]
 8002862:	e165      	b.n	8002b30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002864:	2201      	movs	r2, #1
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	697a      	ldr	r2, [r7, #20]
 8002874:	4013      	ands	r3, r2
 8002876:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	429a      	cmp	r2, r3
 800287e:	f040 8154 	bne.w	8002b2a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f003 0303 	and.w	r3, r3, #3
 800288a:	2b01      	cmp	r3, #1
 800288c:	d005      	beq.n	800289a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002896:	2b02      	cmp	r3, #2
 8002898:	d130      	bne.n	80028fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	2203      	movs	r2, #3
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	43db      	mvns	r3, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4013      	ands	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	68da      	ldr	r2, [r3, #12]
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028d0:	2201      	movs	r2, #1
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	43db      	mvns	r3, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4013      	ands	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	091b      	lsrs	r3, r3, #4
 80028e6:	f003 0201 	and.w	r2, r3, #1
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 0303 	and.w	r3, r3, #3
 8002904:	2b03      	cmp	r3, #3
 8002906:	d017      	beq.n	8002938 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	2203      	movs	r2, #3
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	689a      	ldr	r2, [r3, #8]
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	4313      	orrs	r3, r2
 8002930:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f003 0303 	and.w	r3, r3, #3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d123      	bne.n	800298c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	08da      	lsrs	r2, r3, #3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	3208      	adds	r2, #8
 800294c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002950:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	f003 0307 	and.w	r3, r3, #7
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	220f      	movs	r2, #15
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4013      	ands	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	691a      	ldr	r2, [r3, #16]
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	f003 0307 	and.w	r3, r3, #7
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4313      	orrs	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	08da      	lsrs	r2, r3, #3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	3208      	adds	r2, #8
 8002986:	69b9      	ldr	r1, [r7, #24]
 8002988:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	2203      	movs	r2, #3
 8002998:	fa02 f303 	lsl.w	r3, r2, r3
 800299c:	43db      	mvns	r3, r3
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	4013      	ands	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f003 0203 	and.w	r2, r3, #3
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	69ba      	ldr	r2, [r7, #24]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	f000 80ae 	beq.w	8002b2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ce:	2300      	movs	r3, #0
 80029d0:	60fb      	str	r3, [r7, #12]
 80029d2:	4b5d      	ldr	r3, [pc, #372]	@ (8002b48 <HAL_GPIO_Init+0x300>)
 80029d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d6:	4a5c      	ldr	r2, [pc, #368]	@ (8002b48 <HAL_GPIO_Init+0x300>)
 80029d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029de:	4b5a      	ldr	r3, [pc, #360]	@ (8002b48 <HAL_GPIO_Init+0x300>)
 80029e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029ea:	4a58      	ldr	r2, [pc, #352]	@ (8002b4c <HAL_GPIO_Init+0x304>)
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	089b      	lsrs	r3, r3, #2
 80029f0:	3302      	adds	r3, #2
 80029f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	f003 0303 	and.w	r3, r3, #3
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	220f      	movs	r2, #15
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43db      	mvns	r3, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a4f      	ldr	r2, [pc, #316]	@ (8002b50 <HAL_GPIO_Init+0x308>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d025      	beq.n	8002a62 <HAL_GPIO_Init+0x21a>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a4e      	ldr	r2, [pc, #312]	@ (8002b54 <HAL_GPIO_Init+0x30c>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d01f      	beq.n	8002a5e <HAL_GPIO_Init+0x216>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a4d      	ldr	r2, [pc, #308]	@ (8002b58 <HAL_GPIO_Init+0x310>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d019      	beq.n	8002a5a <HAL_GPIO_Init+0x212>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a4c      	ldr	r2, [pc, #304]	@ (8002b5c <HAL_GPIO_Init+0x314>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d013      	beq.n	8002a56 <HAL_GPIO_Init+0x20e>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a4b      	ldr	r2, [pc, #300]	@ (8002b60 <HAL_GPIO_Init+0x318>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d00d      	beq.n	8002a52 <HAL_GPIO_Init+0x20a>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a4a      	ldr	r2, [pc, #296]	@ (8002b64 <HAL_GPIO_Init+0x31c>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d007      	beq.n	8002a4e <HAL_GPIO_Init+0x206>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a49      	ldr	r2, [pc, #292]	@ (8002b68 <HAL_GPIO_Init+0x320>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d101      	bne.n	8002a4a <HAL_GPIO_Init+0x202>
 8002a46:	2306      	movs	r3, #6
 8002a48:	e00c      	b.n	8002a64 <HAL_GPIO_Init+0x21c>
 8002a4a:	2307      	movs	r3, #7
 8002a4c:	e00a      	b.n	8002a64 <HAL_GPIO_Init+0x21c>
 8002a4e:	2305      	movs	r3, #5
 8002a50:	e008      	b.n	8002a64 <HAL_GPIO_Init+0x21c>
 8002a52:	2304      	movs	r3, #4
 8002a54:	e006      	b.n	8002a64 <HAL_GPIO_Init+0x21c>
 8002a56:	2303      	movs	r3, #3
 8002a58:	e004      	b.n	8002a64 <HAL_GPIO_Init+0x21c>
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	e002      	b.n	8002a64 <HAL_GPIO_Init+0x21c>
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e000      	b.n	8002a64 <HAL_GPIO_Init+0x21c>
 8002a62:	2300      	movs	r3, #0
 8002a64:	69fa      	ldr	r2, [r7, #28]
 8002a66:	f002 0203 	and.w	r2, r2, #3
 8002a6a:	0092      	lsls	r2, r2, #2
 8002a6c:	4093      	lsls	r3, r2
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a74:	4935      	ldr	r1, [pc, #212]	@ (8002b4c <HAL_GPIO_Init+0x304>)
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	089b      	lsrs	r3, r3, #2
 8002a7a:	3302      	adds	r3, #2
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a82:	4b3a      	ldr	r3, [pc, #232]	@ (8002b6c <HAL_GPIO_Init+0x324>)
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	43db      	mvns	r3, r3
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	4013      	ands	r3, r2
 8002a90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002aa6:	4a31      	ldr	r2, [pc, #196]	@ (8002b6c <HAL_GPIO_Init+0x324>)
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002aac:	4b2f      	ldr	r3, [pc, #188]	@ (8002b6c <HAL_GPIO_Init+0x324>)
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ad0:	4a26      	ldr	r2, [pc, #152]	@ (8002b6c <HAL_GPIO_Init+0x324>)
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ad6:	4b25      	ldr	r3, [pc, #148]	@ (8002b6c <HAL_GPIO_Init+0x324>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d003      	beq.n	8002afa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002afa:	4a1c      	ldr	r2, [pc, #112]	@ (8002b6c <HAL_GPIO_Init+0x324>)
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b00:	4b1a      	ldr	r3, [pc, #104]	@ (8002b6c <HAL_GPIO_Init+0x324>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d003      	beq.n	8002b24 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b24:	4a11      	ldr	r2, [pc, #68]	@ (8002b6c <HAL_GPIO_Init+0x324>)
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	61fb      	str	r3, [r7, #28]
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	2b0f      	cmp	r3, #15
 8002b34:	f67f ae96 	bls.w	8002864 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b38:	bf00      	nop
 8002b3a:	bf00      	nop
 8002b3c:	3724      	adds	r7, #36	@ 0x24
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	40013800 	.word	0x40013800
 8002b50:	40020000 	.word	0x40020000
 8002b54:	40020400 	.word	0x40020400
 8002b58:	40020800 	.word	0x40020800
 8002b5c:	40020c00 	.word	0x40020c00
 8002b60:	40021000 	.word	0x40021000
 8002b64:	40021400 	.word	0x40021400
 8002b68:	40021800 	.word	0x40021800
 8002b6c:	40013c00 	.word	0x40013c00

08002b70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e0cc      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b84:	4b68      	ldr	r3, [pc, #416]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0307 	and.w	r3, r3, #7
 8002b8c:	683a      	ldr	r2, [r7, #0]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d90c      	bls.n	8002bac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b92:	4b65      	ldr	r3, [pc, #404]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002b94:	683a      	ldr	r2, [r7, #0]
 8002b96:	b2d2      	uxtb	r2, r2
 8002b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b9a:	4b63      	ldr	r3, [pc, #396]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	683a      	ldr	r2, [r7, #0]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d001      	beq.n	8002bac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e0b8      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d020      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d005      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bc4:	4b59      	ldr	r3, [pc, #356]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	4a58      	ldr	r2, [pc, #352]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002bce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0308 	and.w	r3, r3, #8
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d005      	beq.n	8002be8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bdc:	4b53      	ldr	r3, [pc, #332]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	4a52      	ldr	r2, [pc, #328]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002be2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002be6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002be8:	4b50      	ldr	r3, [pc, #320]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	494d      	ldr	r1, [pc, #308]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d044      	beq.n	8002c90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d107      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c0e:	4b47      	ldr	r3, [pc, #284]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d119      	bne.n	8002c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e07f      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d003      	beq.n	8002c2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c2a:	2b03      	cmp	r3, #3
 8002c2c:	d107      	bne.n	8002c3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c2e:	4b3f      	ldr	r3, [pc, #252]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d109      	bne.n	8002c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e06f      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c3e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e067      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c4e:	4b37      	ldr	r3, [pc, #220]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f023 0203 	bic.w	r2, r3, #3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	4934      	ldr	r1, [pc, #208]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c60:	f7fe fd76 	bl	8001750 <HAL_GetTick>
 8002c64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c66:	e00a      	b.n	8002c7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c68:	f7fe fd72 	bl	8001750 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e04f      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 020c 	and.w	r2, r3, #12
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d1eb      	bne.n	8002c68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c90:	4b25      	ldr	r3, [pc, #148]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	683a      	ldr	r2, [r7, #0]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d20c      	bcs.n	8002cb8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c9e:	4b22      	ldr	r3, [pc, #136]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002ca0:	683a      	ldr	r2, [r7, #0]
 8002ca2:	b2d2      	uxtb	r2, r2
 8002ca4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca6:	4b20      	ldr	r3, [pc, #128]	@ (8002d28 <HAL_RCC_ClockConfig+0x1b8>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0307 	and.w	r3, r3, #7
 8002cae:	683a      	ldr	r2, [r7, #0]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d001      	beq.n	8002cb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e032      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d008      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc4:	4b19      	ldr	r3, [pc, #100]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	4916      	ldr	r1, [pc, #88]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d009      	beq.n	8002cf6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ce2:	4b12      	ldr	r3, [pc, #72]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	490e      	ldr	r1, [pc, #56]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cf6:	f000 f821 	bl	8002d3c <HAL_RCC_GetSysClockFreq>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002d2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	091b      	lsrs	r3, r3, #4
 8002d02:	f003 030f 	and.w	r3, r3, #15
 8002d06:	490a      	ldr	r1, [pc, #40]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c0>)
 8002d08:	5ccb      	ldrb	r3, [r1, r3]
 8002d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d0e:	4a09      	ldr	r2, [pc, #36]	@ (8002d34 <HAL_RCC_ClockConfig+0x1c4>)
 8002d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d12:	4b09      	ldr	r3, [pc, #36]	@ (8002d38 <HAL_RCC_ClockConfig+0x1c8>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fe fcd6 	bl	80016c8 <HAL_InitTick>

  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	40023c00 	.word	0x40023c00
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	08006ed8 	.word	0x08006ed8
 8002d34:	20000000 	.word	0x20000000
 8002d38:	20000004 	.word	0x20000004

08002d3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d40:	b090      	sub	sp, #64	@ 0x40
 8002d42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d44:	2300      	movs	r3, #0
 8002d46:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d54:	4b59      	ldr	r3, [pc, #356]	@ (8002ebc <HAL_RCC_GetSysClockFreq+0x180>)
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	f003 030c 	and.w	r3, r3, #12
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	d00d      	beq.n	8002d7c <HAL_RCC_GetSysClockFreq+0x40>
 8002d60:	2b08      	cmp	r3, #8
 8002d62:	f200 80a1 	bhi.w	8002ea8 <HAL_RCC_GetSysClockFreq+0x16c>
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d002      	beq.n	8002d70 <HAL_RCC_GetSysClockFreq+0x34>
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d003      	beq.n	8002d76 <HAL_RCC_GetSysClockFreq+0x3a>
 8002d6e:	e09b      	b.n	8002ea8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d70:	4b53      	ldr	r3, [pc, #332]	@ (8002ec0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d72:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d74:	e09b      	b.n	8002eae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d76:	4b53      	ldr	r3, [pc, #332]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d78:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d7a:	e098      	b.n	8002eae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d7c:	4b4f      	ldr	r3, [pc, #316]	@ (8002ebc <HAL_RCC_GetSysClockFreq+0x180>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d84:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d86:	4b4d      	ldr	r3, [pc, #308]	@ (8002ebc <HAL_RCC_GetSysClockFreq+0x180>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d028      	beq.n	8002de4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d92:	4b4a      	ldr	r3, [pc, #296]	@ (8002ebc <HAL_RCC_GetSysClockFreq+0x180>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	099b      	lsrs	r3, r3, #6
 8002d98:	2200      	movs	r2, #0
 8002d9a:	623b      	str	r3, [r7, #32]
 8002d9c:	627a      	str	r2, [r7, #36]	@ 0x24
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002da4:	2100      	movs	r1, #0
 8002da6:	4b47      	ldr	r3, [pc, #284]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002da8:	fb03 f201 	mul.w	r2, r3, r1
 8002dac:	2300      	movs	r3, #0
 8002dae:	fb00 f303 	mul.w	r3, r0, r3
 8002db2:	4413      	add	r3, r2
 8002db4:	4a43      	ldr	r2, [pc, #268]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002db6:	fba0 1202 	umull	r1, r2, r0, r2
 8002dba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002dbc:	460a      	mov	r2, r1
 8002dbe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002dc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dc2:	4413      	add	r3, r2
 8002dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dc8:	2200      	movs	r2, #0
 8002dca:	61bb      	str	r3, [r7, #24]
 8002dcc:	61fa      	str	r2, [r7, #28]
 8002dce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dd2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002dd6:	f7fd ff0f 	bl	8000bf8 <__aeabi_uldivmod>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	460b      	mov	r3, r1
 8002dde:	4613      	mov	r3, r2
 8002de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002de2:	e053      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002de4:	4b35      	ldr	r3, [pc, #212]	@ (8002ebc <HAL_RCC_GetSysClockFreq+0x180>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	099b      	lsrs	r3, r3, #6
 8002dea:	2200      	movs	r2, #0
 8002dec:	613b      	str	r3, [r7, #16]
 8002dee:	617a      	str	r2, [r7, #20]
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002df6:	f04f 0b00 	mov.w	fp, #0
 8002dfa:	4652      	mov	r2, sl
 8002dfc:	465b      	mov	r3, fp
 8002dfe:	f04f 0000 	mov.w	r0, #0
 8002e02:	f04f 0100 	mov.w	r1, #0
 8002e06:	0159      	lsls	r1, r3, #5
 8002e08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e0c:	0150      	lsls	r0, r2, #5
 8002e0e:	4602      	mov	r2, r0
 8002e10:	460b      	mov	r3, r1
 8002e12:	ebb2 080a 	subs.w	r8, r2, sl
 8002e16:	eb63 090b 	sbc.w	r9, r3, fp
 8002e1a:	f04f 0200 	mov.w	r2, #0
 8002e1e:	f04f 0300 	mov.w	r3, #0
 8002e22:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002e26:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002e2a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002e2e:	ebb2 0408 	subs.w	r4, r2, r8
 8002e32:	eb63 0509 	sbc.w	r5, r3, r9
 8002e36:	f04f 0200 	mov.w	r2, #0
 8002e3a:	f04f 0300 	mov.w	r3, #0
 8002e3e:	00eb      	lsls	r3, r5, #3
 8002e40:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e44:	00e2      	lsls	r2, r4, #3
 8002e46:	4614      	mov	r4, r2
 8002e48:	461d      	mov	r5, r3
 8002e4a:	eb14 030a 	adds.w	r3, r4, sl
 8002e4e:	603b      	str	r3, [r7, #0]
 8002e50:	eb45 030b 	adc.w	r3, r5, fp
 8002e54:	607b      	str	r3, [r7, #4]
 8002e56:	f04f 0200 	mov.w	r2, #0
 8002e5a:	f04f 0300 	mov.w	r3, #0
 8002e5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e62:	4629      	mov	r1, r5
 8002e64:	028b      	lsls	r3, r1, #10
 8002e66:	4621      	mov	r1, r4
 8002e68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e6c:	4621      	mov	r1, r4
 8002e6e:	028a      	lsls	r2, r1, #10
 8002e70:	4610      	mov	r0, r2
 8002e72:	4619      	mov	r1, r3
 8002e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e76:	2200      	movs	r2, #0
 8002e78:	60bb      	str	r3, [r7, #8]
 8002e7a:	60fa      	str	r2, [r7, #12]
 8002e7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e80:	f7fd feba 	bl	8000bf8 <__aeabi_uldivmod>
 8002e84:	4602      	mov	r2, r0
 8002e86:	460b      	mov	r3, r1
 8002e88:	4613      	mov	r3, r2
 8002e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ebc <HAL_RCC_GetSysClockFreq+0x180>)
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	0c1b      	lsrs	r3, r3, #16
 8002e92:	f003 0303 	and.w	r3, r3, #3
 8002e96:	3301      	adds	r3, #1
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002e9c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ea6:	e002      	b.n	8002eae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ea8:	4b05      	ldr	r3, [pc, #20]	@ (8002ec0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002eaa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002eac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3740      	adds	r7, #64	@ 0x40
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002eba:	bf00      	nop
 8002ebc:	40023800 	.word	0x40023800
 8002ec0:	00f42400 	.word	0x00f42400
 8002ec4:	017d7840 	.word	0x017d7840

08002ec8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ecc:	4b03      	ldr	r3, [pc, #12]	@ (8002edc <HAL_RCC_GetHCLKFreq+0x14>)
 8002ece:	681b      	ldr	r3, [r3, #0]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	20000000 	.word	0x20000000

08002ee0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ee4:	f7ff fff0 	bl	8002ec8 <HAL_RCC_GetHCLKFreq>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	4b05      	ldr	r3, [pc, #20]	@ (8002f00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	0a9b      	lsrs	r3, r3, #10
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	4903      	ldr	r1, [pc, #12]	@ (8002f04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ef6:	5ccb      	ldrb	r3, [r1, r3]
 8002ef8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40023800 	.word	0x40023800
 8002f04:	08006ee8 	.word	0x08006ee8

08002f08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f0c:	f7ff ffdc 	bl	8002ec8 <HAL_RCC_GetHCLKFreq>
 8002f10:	4602      	mov	r2, r0
 8002f12:	4b05      	ldr	r3, [pc, #20]	@ (8002f28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	0b5b      	lsrs	r3, r3, #13
 8002f18:	f003 0307 	and.w	r3, r3, #7
 8002f1c:	4903      	ldr	r1, [pc, #12]	@ (8002f2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f1e:	5ccb      	ldrb	r3, [r1, r3]
 8002f20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	40023800 	.word	0x40023800
 8002f2c:	08006ee8 	.word	0x08006ee8

08002f30 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e273      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d075      	beq.n	800303a <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f4e:	4b88      	ldr	r3, [pc, #544]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f003 030c 	and.w	r3, r3, #12
 8002f56:	2b04      	cmp	r3, #4
 8002f58:	d00c      	beq.n	8002f74 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f5a:	4b85      	ldr	r3, [pc, #532]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f62:	2b08      	cmp	r3, #8
 8002f64:	d112      	bne.n	8002f8c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f66:	4b82      	ldr	r3, [pc, #520]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f72:	d10b      	bne.n	8002f8c <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f74:	4b7e      	ldr	r3, [pc, #504]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d05b      	beq.n	8003038 <HAL_RCC_OscConfig+0x108>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d157      	bne.n	8003038 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e24e      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f94:	d106      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x74>
 8002f96:	4b76      	ldr	r3, [pc, #472]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a75      	ldr	r2, [pc, #468]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	e01d      	b.n	8002fe0 <HAL_RCC_OscConfig+0xb0>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fac:	d10c      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x98>
 8002fae:	4b70      	ldr	r3, [pc, #448]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a6f      	ldr	r2, [pc, #444]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002fb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fb8:	6013      	str	r3, [r2, #0]
 8002fba:	4b6d      	ldr	r3, [pc, #436]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a6c      	ldr	r2, [pc, #432]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002fc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	e00b      	b.n	8002fe0 <HAL_RCC_OscConfig+0xb0>
 8002fc8:	4b69      	ldr	r3, [pc, #420]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a68      	ldr	r2, [pc, #416]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002fce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fd2:	6013      	str	r3, [r2, #0]
 8002fd4:	4b66      	ldr	r3, [pc, #408]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a65      	ldr	r2, [pc, #404]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8002fda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d013      	beq.n	8003010 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe8:	f7fe fbb2 	bl	8001750 <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff0:	f7fe fbae 	bl	8001750 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b64      	cmp	r3, #100	@ 0x64
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e213      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003002:	4b5b      	ldr	r3, [pc, #364]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d0f0      	beq.n	8002ff0 <HAL_RCC_OscConfig+0xc0>
 800300e:	e014      	b.n	800303a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003010:	f7fe fb9e 	bl	8001750 <HAL_GetTick>
 8003014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003016:	e008      	b.n	800302a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003018:	f7fe fb9a 	bl	8001750 <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	2b64      	cmp	r3, #100	@ 0x64
 8003024:	d901      	bls.n	800302a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e1ff      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800302a:	4b51      	ldr	r3, [pc, #324]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1f0      	bne.n	8003018 <HAL_RCC_OscConfig+0xe8>
 8003036:	e000      	b.n	800303a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d063      	beq.n	800310e <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003046:	4b4a      	ldr	r3, [pc, #296]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 030c 	and.w	r3, r3, #12
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00b      	beq.n	800306a <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003052:	4b47      	ldr	r3, [pc, #284]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f003 030c 	and.w	r3, r3, #12
        || \
 800305a:	2b08      	cmp	r3, #8
 800305c:	d11c      	bne.n	8003098 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800305e:	4b44      	ldr	r3, [pc, #272]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d116      	bne.n	8003098 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800306a:	4b41      	ldr	r3, [pc, #260]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d005      	beq.n	8003082 <HAL_RCC_OscConfig+0x152>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	2b01      	cmp	r3, #1
 800307c:	d001      	beq.n	8003082 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e1d3      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003082:	4b3b      	ldr	r3, [pc, #236]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	4937      	ldr	r1, [pc, #220]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8003092:	4313      	orrs	r3, r2
 8003094:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003096:	e03a      	b.n	800310e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d020      	beq.n	80030e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030a0:	4b34      	ldr	r3, [pc, #208]	@ (8003174 <HAL_RCC_OscConfig+0x244>)
 80030a2:	2201      	movs	r2, #1
 80030a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a6:	f7fe fb53 	bl	8001750 <HAL_GetTick>
 80030aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ac:	e008      	b.n	80030c0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030ae:	f7fe fb4f 	bl	8001750 <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d901      	bls.n	80030c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e1b4      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d0f0      	beq.n	80030ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030cc:	4b28      	ldr	r3, [pc, #160]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	00db      	lsls	r3, r3, #3
 80030da:	4925      	ldr	r1, [pc, #148]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	600b      	str	r3, [r1, #0]
 80030e0:	e015      	b.n	800310e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030e2:	4b24      	ldr	r3, [pc, #144]	@ (8003174 <HAL_RCC_OscConfig+0x244>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e8:	f7fe fb32 	bl	8001750 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030f0:	f7fe fb2e 	bl	8001750 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e193      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003102:	4b1b      	ldr	r3, [pc, #108]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0302 	and.w	r3, r3, #2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1f0      	bne.n	80030f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0308 	and.w	r3, r3, #8
 8003116:	2b00      	cmp	r3, #0
 8003118:	d036      	beq.n	8003188 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d016      	beq.n	8003150 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003122:	4b15      	ldr	r3, [pc, #84]	@ (8003178 <HAL_RCC_OscConfig+0x248>)
 8003124:	2201      	movs	r2, #1
 8003126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003128:	f7fe fb12 	bl	8001750 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003130:	f7fe fb0e 	bl	8001750 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e173      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003142:	4b0b      	ldr	r3, [pc, #44]	@ (8003170 <HAL_RCC_OscConfig+0x240>)
 8003144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d0f0      	beq.n	8003130 <HAL_RCC_OscConfig+0x200>
 800314e:	e01b      	b.n	8003188 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003150:	4b09      	ldr	r3, [pc, #36]	@ (8003178 <HAL_RCC_OscConfig+0x248>)
 8003152:	2200      	movs	r2, #0
 8003154:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003156:	f7fe fafb 	bl	8001750 <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800315c:	e00e      	b.n	800317c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800315e:	f7fe faf7 	bl	8001750 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d907      	bls.n	800317c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e15c      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
 8003170:	40023800 	.word	0x40023800
 8003174:	42470000 	.word	0x42470000
 8003178:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800317c:	4b8a      	ldr	r3, [pc, #552]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 800317e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b00      	cmp	r3, #0
 8003186:	d1ea      	bne.n	800315e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0304 	and.w	r3, r3, #4
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 8097 	beq.w	80032c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003196:	2300      	movs	r3, #0
 8003198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800319a:	4b83      	ldr	r3, [pc, #524]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 800319c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10f      	bne.n	80031c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031a6:	2300      	movs	r3, #0
 80031a8:	60bb      	str	r3, [r7, #8]
 80031aa:	4b7f      	ldr	r3, [pc, #508]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 80031ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ae:	4a7e      	ldr	r2, [pc, #504]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 80031b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80031b6:	4b7c      	ldr	r3, [pc, #496]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 80031b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031be:	60bb      	str	r3, [r7, #8]
 80031c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031c2:	2301      	movs	r3, #1
 80031c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c6:	4b79      	ldr	r3, [pc, #484]	@ (80033ac <HAL_RCC_OscConfig+0x47c>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d118      	bne.n	8003204 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031d2:	4b76      	ldr	r3, [pc, #472]	@ (80033ac <HAL_RCC_OscConfig+0x47c>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a75      	ldr	r2, [pc, #468]	@ (80033ac <HAL_RCC_OscConfig+0x47c>)
 80031d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031de:	f7fe fab7 	bl	8001750 <HAL_GetTick>
 80031e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e4:	e008      	b.n	80031f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031e6:	f7fe fab3 	bl	8001750 <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d901      	bls.n	80031f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80031f4:	2303      	movs	r3, #3
 80031f6:	e118      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f8:	4b6c      	ldr	r3, [pc, #432]	@ (80033ac <HAL_RCC_OscConfig+0x47c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003200:	2b00      	cmp	r3, #0
 8003202:	d0f0      	beq.n	80031e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d106      	bne.n	800321a <HAL_RCC_OscConfig+0x2ea>
 800320c:	4b66      	ldr	r3, [pc, #408]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 800320e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003210:	4a65      	ldr	r2, [pc, #404]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 8003212:	f043 0301 	orr.w	r3, r3, #1
 8003216:	6713      	str	r3, [r2, #112]	@ 0x70
 8003218:	e01c      	b.n	8003254 <HAL_RCC_OscConfig+0x324>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	2b05      	cmp	r3, #5
 8003220:	d10c      	bne.n	800323c <HAL_RCC_OscConfig+0x30c>
 8003222:	4b61      	ldr	r3, [pc, #388]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 8003224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003226:	4a60      	ldr	r2, [pc, #384]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 8003228:	f043 0304 	orr.w	r3, r3, #4
 800322c:	6713      	str	r3, [r2, #112]	@ 0x70
 800322e:	4b5e      	ldr	r3, [pc, #376]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 8003230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003232:	4a5d      	ldr	r2, [pc, #372]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 8003234:	f043 0301 	orr.w	r3, r3, #1
 8003238:	6713      	str	r3, [r2, #112]	@ 0x70
 800323a:	e00b      	b.n	8003254 <HAL_RCC_OscConfig+0x324>
 800323c:	4b5a      	ldr	r3, [pc, #360]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 800323e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003240:	4a59      	ldr	r2, [pc, #356]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 8003242:	f023 0301 	bic.w	r3, r3, #1
 8003246:	6713      	str	r3, [r2, #112]	@ 0x70
 8003248:	4b57      	ldr	r3, [pc, #348]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 800324a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800324c:	4a56      	ldr	r2, [pc, #344]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 800324e:	f023 0304 	bic.w	r3, r3, #4
 8003252:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d015      	beq.n	8003288 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800325c:	f7fe fa78 	bl	8001750 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003262:	e00a      	b.n	800327a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003264:	f7fe fa74 	bl	8001750 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003272:	4293      	cmp	r3, r2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e0d7      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327a:	4b4b      	ldr	r3, [pc, #300]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 800327c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d0ee      	beq.n	8003264 <HAL_RCC_OscConfig+0x334>
 8003286:	e014      	b.n	80032b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003288:	f7fe fa62 	bl	8001750 <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800328e:	e00a      	b.n	80032a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003290:	f7fe fa5e 	bl	8001750 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800329e:	4293      	cmp	r3, r2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e0c1      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a6:	4b40      	ldr	r3, [pc, #256]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 80032a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d1ee      	bne.n	8003290 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032b2:	7dfb      	ldrb	r3, [r7, #23]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d105      	bne.n	80032c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032b8:	4b3b      	ldr	r3, [pc, #236]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 80032ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032bc:	4a3a      	ldr	r2, [pc, #232]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 80032be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 80ad 	beq.w	8003428 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032ce:	4b36      	ldr	r3, [pc, #216]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f003 030c 	and.w	r3, r3, #12
 80032d6:	2b08      	cmp	r3, #8
 80032d8:	d060      	beq.n	800339c <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d145      	bne.n	800336e <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032e2:	4b33      	ldr	r3, [pc, #204]	@ (80033b0 <HAL_RCC_OscConfig+0x480>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e8:	f7fe fa32 	bl	8001750 <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ee:	e008      	b.n	8003302 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f0:	f7fe fa2e 	bl	8001750 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d901      	bls.n	8003302 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e093      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003302:	4b29      	ldr	r3, [pc, #164]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1f0      	bne.n	80032f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	69da      	ldr	r2, [r3, #28]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	431a      	orrs	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331c:	019b      	lsls	r3, r3, #6
 800331e:	431a      	orrs	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003324:	085b      	lsrs	r3, r3, #1
 8003326:	3b01      	subs	r3, #1
 8003328:	041b      	lsls	r3, r3, #16
 800332a:	431a      	orrs	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003330:	061b      	lsls	r3, r3, #24
 8003332:	431a      	orrs	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003338:	071b      	lsls	r3, r3, #28
 800333a:	491b      	ldr	r1, [pc, #108]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 800333c:	4313      	orrs	r3, r2
 800333e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003340:	4b1b      	ldr	r3, [pc, #108]	@ (80033b0 <HAL_RCC_OscConfig+0x480>)
 8003342:	2201      	movs	r2, #1
 8003344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003346:	f7fe fa03 	bl	8001750 <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800334e:	f7fe f9ff 	bl	8001750 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e064      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003360:	4b11      	ldr	r3, [pc, #68]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0f0      	beq.n	800334e <HAL_RCC_OscConfig+0x41e>
 800336c:	e05c      	b.n	8003428 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800336e:	4b10      	ldr	r3, [pc, #64]	@ (80033b0 <HAL_RCC_OscConfig+0x480>)
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003374:	f7fe f9ec 	bl	8001750 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800337c:	f7fe f9e8 	bl	8001750 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e04d      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800338e:	4b06      	ldr	r3, [pc, #24]	@ (80033a8 <HAL_RCC_OscConfig+0x478>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1f0      	bne.n	800337c <HAL_RCC_OscConfig+0x44c>
 800339a:	e045      	b.n	8003428 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d107      	bne.n	80033b4 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e040      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
 80033a8:	40023800 	.word	0x40023800
 80033ac:	40007000 	.word	0x40007000
 80033b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003434 <HAL_RCC_OscConfig+0x504>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d030      	beq.n	8003424 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d129      	bne.n	8003424 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033da:	429a      	cmp	r2, r3
 80033dc:	d122      	bne.n	8003424 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80033e4:	4013      	ands	r3, r2
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d119      	bne.n	8003424 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033fa:	085b      	lsrs	r3, r3, #1
 80033fc:	3b01      	subs	r3, #1
 80033fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003400:	429a      	cmp	r2, r3
 8003402:	d10f      	bne.n	8003424 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003410:	429a      	cmp	r2, r3
 8003412:	d107      	bne.n	8003424 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003420:	429a      	cmp	r2, r3
 8003422:	d001      	beq.n	8003428 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3718      	adds	r7, #24
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	40023800 	.word	0x40023800

08003438 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d101      	bne.n	800344a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e042      	b.n	80034d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d106      	bne.n	8003464 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7fd ff7a 	bl	8001358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2224      	movs	r2, #36	@ 0x24
 8003468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68da      	ldr	r2, [r3, #12]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800347a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f000 fd69 	bl	8003f54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	691a      	ldr	r2, [r3, #16]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003490:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	695a      	ldr	r2, [r3, #20]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80034a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	68da      	ldr	r2, [r3, #12]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2220      	movs	r2, #32
 80034bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2220      	movs	r2, #32
 80034c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b08a      	sub	sp, #40	@ 0x28
 80034dc:	af02      	add	r7, sp, #8
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	60b9      	str	r1, [r7, #8]
 80034e2:	603b      	str	r3, [r7, #0]
 80034e4:	4613      	mov	r3, r2
 80034e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034e8:	2300      	movs	r3, #0
 80034ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	2b20      	cmp	r3, #32
 80034f6:	d175      	bne.n	80035e4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d002      	beq.n	8003504 <HAL_UART_Transmit+0x2c>
 80034fe:	88fb      	ldrh	r3, [r7, #6]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d101      	bne.n	8003508 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e06e      	b.n	80035e6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2221      	movs	r2, #33	@ 0x21
 8003512:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003516:	f7fe f91b 	bl	8001750 <HAL_GetTick>
 800351a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	88fa      	ldrh	r2, [r7, #6]
 8003520:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	88fa      	ldrh	r2, [r7, #6]
 8003526:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003530:	d108      	bne.n	8003544 <HAL_UART_Transmit+0x6c>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d104      	bne.n	8003544 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800353a:	2300      	movs	r3, #0
 800353c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	61bb      	str	r3, [r7, #24]
 8003542:	e003      	b.n	800354c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003548:	2300      	movs	r3, #0
 800354a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800354c:	e02e      	b.n	80035ac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	9300      	str	r3, [sp, #0]
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	2200      	movs	r2, #0
 8003556:	2180      	movs	r1, #128	@ 0x80
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f000 fb05 	bl	8003b68 <UART_WaitOnFlagUntilTimeout>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d005      	beq.n	8003570 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2220      	movs	r2, #32
 8003568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e03a      	b.n	80035e6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10b      	bne.n	800358e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	881b      	ldrh	r3, [r3, #0]
 800357a:	461a      	mov	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003584:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	3302      	adds	r3, #2
 800358a:	61bb      	str	r3, [r7, #24]
 800358c:	e007      	b.n	800359e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	781a      	ldrb	r2, [r3, #0]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	3301      	adds	r3, #1
 800359c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	3b01      	subs	r3, #1
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1cb      	bne.n	800354e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	2200      	movs	r2, #0
 80035be:	2140      	movs	r1, #64	@ 0x40
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	f000 fad1 	bl	8003b68 <UART_WaitOnFlagUntilTimeout>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d005      	beq.n	80035d8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e006      	b.n	80035e6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2220      	movs	r2, #32
 80035dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80035e0:	2300      	movs	r3, #0
 80035e2:	e000      	b.n	80035e6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80035e4:	2302      	movs	r3, #2
  }
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3720      	adds	r7, #32
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
	...

080035f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b0ba      	sub	sp, #232	@ 0xe8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	695b      	ldr	r3, [r3, #20]
 8003612:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003616:	2300      	movs	r3, #0
 8003618:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800361c:	2300      	movs	r3, #0
 800361e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003622:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800362e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003632:	2b00      	cmp	r3, #0
 8003634:	d10f      	bne.n	8003656 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800363a:	f003 0320 	and.w	r3, r3, #32
 800363e:	2b00      	cmp	r3, #0
 8003640:	d009      	beq.n	8003656 <HAL_UART_IRQHandler+0x66>
 8003642:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003646:	f003 0320 	and.w	r3, r3, #32
 800364a:	2b00      	cmp	r3, #0
 800364c:	d003      	beq.n	8003656 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 fbc2 	bl	8003dd8 <UART_Receive_IT>
      return;
 8003654:	e25b      	b.n	8003b0e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003656:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800365a:	2b00      	cmp	r3, #0
 800365c:	f000 80de 	beq.w	800381c <HAL_UART_IRQHandler+0x22c>
 8003660:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	2b00      	cmp	r3, #0
 800366a:	d106      	bne.n	800367a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800366c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003670:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003674:	2b00      	cmp	r3, #0
 8003676:	f000 80d1 	beq.w	800381c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800367a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	2b00      	cmp	r3, #0
 8003684:	d00b      	beq.n	800369e <HAL_UART_IRQHandler+0xae>
 8003686:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800368a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800368e:	2b00      	cmp	r3, #0
 8003690:	d005      	beq.n	800369e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003696:	f043 0201 	orr.w	r2, r3, #1
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800369e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036a2:	f003 0304 	and.w	r3, r3, #4
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00b      	beq.n	80036c2 <HAL_UART_IRQHandler+0xd2>
 80036aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d005      	beq.n	80036c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ba:	f043 0202 	orr.w	r2, r3, #2
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80036c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d00b      	beq.n	80036e6 <HAL_UART_IRQHandler+0xf6>
 80036ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d005      	beq.n	80036e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036de:	f043 0204 	orr.w	r2, r3, #4
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80036e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036ea:	f003 0308 	and.w	r3, r3, #8
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d011      	beq.n	8003716 <HAL_UART_IRQHandler+0x126>
 80036f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036f6:	f003 0320 	and.w	r3, r3, #32
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d105      	bne.n	800370a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80036fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d005      	beq.n	8003716 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800370e:	f043 0208 	orr.w	r2, r3, #8
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800371a:	2b00      	cmp	r3, #0
 800371c:	f000 81f2 	beq.w	8003b04 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003724:	f003 0320 	and.w	r3, r3, #32
 8003728:	2b00      	cmp	r3, #0
 800372a:	d008      	beq.n	800373e <HAL_UART_IRQHandler+0x14e>
 800372c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003730:	f003 0320 	and.w	r3, r3, #32
 8003734:	2b00      	cmp	r3, #0
 8003736:	d002      	beq.n	800373e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f000 fb4d 	bl	8003dd8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003748:	2b40      	cmp	r3, #64	@ 0x40
 800374a:	bf0c      	ite	eq
 800374c:	2301      	moveq	r3, #1
 800374e:	2300      	movne	r3, #0
 8003750:	b2db      	uxtb	r3, r3
 8003752:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800375a:	f003 0308 	and.w	r3, r3, #8
 800375e:	2b00      	cmp	r3, #0
 8003760:	d103      	bne.n	800376a <HAL_UART_IRQHandler+0x17a>
 8003762:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003766:	2b00      	cmp	r3, #0
 8003768:	d04f      	beq.n	800380a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f000 fa55 	bl	8003c1a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800377a:	2b40      	cmp	r3, #64	@ 0x40
 800377c:	d141      	bne.n	8003802 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	3314      	adds	r3, #20
 8003784:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003788:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800378c:	e853 3f00 	ldrex	r3, [r3]
 8003790:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003794:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003798:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800379c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	3314      	adds	r3, #20
 80037a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80037aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80037ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80037b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80037ba:	e841 2300 	strex	r3, r2, [r1]
 80037be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80037c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1d9      	bne.n	800377e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d013      	beq.n	80037fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037d6:	4a7e      	ldr	r2, [pc, #504]	@ (80039d0 <HAL_UART_IRQHandler+0x3e0>)
 80037d8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fe fdd4 	bl	800238c <HAL_DMA_Abort_IT>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d016      	beq.n	8003818 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80037f4:	4610      	mov	r0, r2
 80037f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037f8:	e00e      	b.n	8003818 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 f99e 	bl	8003b3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003800:	e00a      	b.n	8003818 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 f99a 	bl	8003b3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003808:	e006      	b.n	8003818 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f000 f996 	bl	8003b3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003816:	e175      	b.n	8003b04 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003818:	bf00      	nop
    return;
 800381a:	e173      	b.n	8003b04 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003820:	2b01      	cmp	r3, #1
 8003822:	f040 814f 	bne.w	8003ac4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800382a:	f003 0310 	and.w	r3, r3, #16
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 8148 	beq.w	8003ac4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003838:	f003 0310 	and.w	r3, r3, #16
 800383c:	2b00      	cmp	r3, #0
 800383e:	f000 8141 	beq.w	8003ac4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003842:	2300      	movs	r3, #0
 8003844:	60bb      	str	r3, [r7, #8]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	60bb      	str	r3, [r7, #8]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	60bb      	str	r3, [r7, #8]
 8003856:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003862:	2b40      	cmp	r3, #64	@ 0x40
 8003864:	f040 80b6 	bne.w	80039d4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003874:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 8145 	beq.w	8003b08 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003882:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003886:	429a      	cmp	r2, r3
 8003888:	f080 813e 	bcs.w	8003b08 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003892:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003898:	69db      	ldr	r3, [r3, #28]
 800389a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800389e:	f000 8088 	beq.w	80039b2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	330c      	adds	r3, #12
 80038a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80038b0:	e853 3f00 	ldrex	r3, [r3]
 80038b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80038b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	330c      	adds	r3, #12
 80038ca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80038ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80038d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80038da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80038de:	e841 2300 	strex	r3, r2, [r1]
 80038e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80038e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1d9      	bne.n	80038a2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	3314      	adds	r3, #20
 80038f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038f8:	e853 3f00 	ldrex	r3, [r3]
 80038fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80038fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003900:	f023 0301 	bic.w	r3, r3, #1
 8003904:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	3314      	adds	r3, #20
 800390e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003912:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003916:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003918:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800391a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800391e:	e841 2300 	strex	r3, r2, [r1]
 8003922:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003924:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003926:	2b00      	cmp	r3, #0
 8003928:	d1e1      	bne.n	80038ee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	3314      	adds	r3, #20
 8003930:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003932:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003934:	e853 3f00 	ldrex	r3, [r3]
 8003938:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800393a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800393c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003940:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	3314      	adds	r3, #20
 800394a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800394e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003950:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003952:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003954:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003956:	e841 2300 	strex	r3, r2, [r1]
 800395a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800395c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1e3      	bne.n	800392a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2220      	movs	r2, #32
 8003966:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	330c      	adds	r3, #12
 8003976:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003978:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800397a:	e853 3f00 	ldrex	r3, [r3]
 800397e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003980:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003982:	f023 0310 	bic.w	r3, r3, #16
 8003986:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	330c      	adds	r3, #12
 8003990:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003994:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003996:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003998:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800399a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800399c:	e841 2300 	strex	r3, r2, [r1]
 80039a0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80039a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d1e3      	bne.n	8003970 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7fe fc7d 	bl	80022ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2202      	movs	r2, #2
 80039b6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	4619      	mov	r1, r3
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 f8c1 	bl	8003b50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80039ce:	e09b      	b.n	8003b08 <HAL_UART_IRQHandler+0x518>
 80039d0:	08003ce1 	.word	0x08003ce1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039dc:	b29b      	uxth	r3, r3
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	f000 808e 	beq.w	8003b0c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80039f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 8089 	beq.w	8003b0c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	330c      	adds	r3, #12
 8003a00:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a04:	e853 3f00 	ldrex	r3, [r3]
 8003a08:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a10:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	330c      	adds	r3, #12
 8003a1a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003a1e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003a20:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a22:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a26:	e841 2300 	strex	r3, r2, [r1]
 8003a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003a2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1e3      	bne.n	80039fa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3314      	adds	r3, #20
 8003a38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3c:	e853 3f00 	ldrex	r3, [r3]
 8003a40:	623b      	str	r3, [r7, #32]
   return(result);
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	f023 0301 	bic.w	r3, r3, #1
 8003a48:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	3314      	adds	r3, #20
 8003a52:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003a56:	633a      	str	r2, [r7, #48]	@ 0x30
 8003a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a5e:	e841 2300 	strex	r3, r2, [r1]
 8003a62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1e3      	bne.n	8003a32 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2220      	movs	r2, #32
 8003a6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	330c      	adds	r3, #12
 8003a7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	e853 3f00 	ldrex	r3, [r3]
 8003a86:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f023 0310 	bic.w	r3, r3, #16
 8003a8e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	330c      	adds	r3, #12
 8003a98:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003a9c:	61fa      	str	r2, [r7, #28]
 8003a9e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa0:	69b9      	ldr	r1, [r7, #24]
 8003aa2:	69fa      	ldr	r2, [r7, #28]
 8003aa4:	e841 2300 	strex	r3, r2, [r1]
 8003aa8:	617b      	str	r3, [r7, #20]
   return(result);
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1e3      	bne.n	8003a78 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2202      	movs	r2, #2
 8003ab4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ab6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003aba:	4619      	mov	r1, r3
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 f847 	bl	8003b50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ac2:	e023      	b.n	8003b0c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ac8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d009      	beq.n	8003ae4 <HAL_UART_IRQHandler+0x4f4>
 8003ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ad4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d003      	beq.n	8003ae4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f000 f913 	bl	8003d08 <UART_Transmit_IT>
    return;
 8003ae2:	e014      	b.n	8003b0e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d00e      	beq.n	8003b0e <HAL_UART_IRQHandler+0x51e>
 8003af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d008      	beq.n	8003b0e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 f953 	bl	8003da8 <UART_EndTransmit_IT>
    return;
 8003b02:	e004      	b.n	8003b0e <HAL_UART_IRQHandler+0x51e>
    return;
 8003b04:	bf00      	nop
 8003b06:	e002      	b.n	8003b0e <HAL_UART_IRQHandler+0x51e>
      return;
 8003b08:	bf00      	nop
 8003b0a:	e000      	b.n	8003b0e <HAL_UART_IRQHandler+0x51e>
      return;
 8003b0c:	bf00      	nop
  }
}
 8003b0e:	37e8      	adds	r7, #232	@ 0xe8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	460b      	mov	r3, r1
 8003b5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	603b      	str	r3, [r7, #0]
 8003b74:	4613      	mov	r3, r2
 8003b76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b78:	e03b      	b.n	8003bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b7a:	6a3b      	ldr	r3, [r7, #32]
 8003b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b80:	d037      	beq.n	8003bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b82:	f7fd fde5 	bl	8001750 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	6a3a      	ldr	r2, [r7, #32]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d302      	bcc.n	8003b98 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b92:	6a3b      	ldr	r3, [r7, #32]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d101      	bne.n	8003b9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e03a      	b.n	8003c12 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d023      	beq.n	8003bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	2b80      	cmp	r3, #128	@ 0x80
 8003bae:	d020      	beq.n	8003bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	2b40      	cmp	r3, #64	@ 0x40
 8003bb4:	d01d      	beq.n	8003bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0308 	and.w	r3, r3, #8
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d116      	bne.n	8003bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	617b      	str	r3, [r7, #20]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	617b      	str	r3, [r7, #20]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	617b      	str	r3, [r7, #20]
 8003bd8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 f81d 	bl	8003c1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2208      	movs	r2, #8
 8003be4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e00f      	b.n	8003c12 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	bf0c      	ite	eq
 8003c02:	2301      	moveq	r3, #1
 8003c04:	2300      	movne	r3, #0
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	461a      	mov	r2, r3
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d0b4      	beq.n	8003b7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3718      	adds	r7, #24
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	b095      	sub	sp, #84	@ 0x54
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	330c      	adds	r3, #12
 8003c28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c2c:	e853 3f00 	ldrex	r3, [r3]
 8003c30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	330c      	adds	r3, #12
 8003c40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c42:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c4a:	e841 2300 	strex	r3, r2, [r1]
 8003c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1e5      	bne.n	8003c22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	3314      	adds	r3, #20
 8003c5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5e:	6a3b      	ldr	r3, [r7, #32]
 8003c60:	e853 3f00 	ldrex	r3, [r3]
 8003c64:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	f023 0301 	bic.w	r3, r3, #1
 8003c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	3314      	adds	r3, #20
 8003c74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c7e:	e841 2300 	strex	r3, r2, [r1]
 8003c82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1e5      	bne.n	8003c56 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d119      	bne.n	8003cc6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	330c      	adds	r3, #12
 8003c98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	e853 3f00 	ldrex	r3, [r3]
 8003ca0:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	f023 0310 	bic.w	r3, r3, #16
 8003ca8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	330c      	adds	r3, #12
 8003cb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cb2:	61ba      	str	r2, [r7, #24]
 8003cb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb6:	6979      	ldr	r1, [r7, #20]
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	e841 2300 	strex	r3, r2, [r1]
 8003cbe:	613b      	str	r3, [r7, #16]
   return(result);
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1e5      	bne.n	8003c92 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2220      	movs	r2, #32
 8003cca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003cd4:	bf00      	nop
 8003cd6:	3754      	adds	r7, #84	@ 0x54
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f7ff ff1e 	bl	8003b3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d00:	bf00      	nop
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b085      	sub	sp, #20
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	2b21      	cmp	r3, #33	@ 0x21
 8003d1a:	d13e      	bne.n	8003d9a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d24:	d114      	bne.n	8003d50 <UART_Transmit_IT+0x48>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d110      	bne.n	8003d50 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a1b      	ldr	r3, [r3, #32]
 8003d32:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	881b      	ldrh	r3, [r3, #0]
 8003d38:	461a      	mov	r2, r3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d42:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a1b      	ldr	r3, [r3, #32]
 8003d48:	1c9a      	adds	r2, r3, #2
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	621a      	str	r2, [r3, #32]
 8003d4e:	e008      	b.n	8003d62 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a1b      	ldr	r3, [r3, #32]
 8003d54:	1c59      	adds	r1, r3, #1
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	6211      	str	r1, [r2, #32]
 8003d5a:	781a      	ldrb	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	3b01      	subs	r3, #1
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	4619      	mov	r1, r3
 8003d70:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10f      	bne.n	8003d96 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68da      	ldr	r2, [r3, #12]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d84:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68da      	ldr	r2, [r3, #12]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d94:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003d96:	2300      	movs	r3, #0
 8003d98:	e000      	b.n	8003d9c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003d9a:	2302      	movs	r3, #2
  }
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3714      	adds	r7, #20
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68da      	ldr	r2, [r3, #12]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dbe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003dc8:	6878      	ldr	r0, [r7, #4]
 8003dca:	f7ff fea3 	bl	8003b14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3708      	adds	r7, #8
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b08c      	sub	sp, #48	@ 0x30
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b22      	cmp	r3, #34	@ 0x22
 8003dea:	f040 80ae 	bne.w	8003f4a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003df6:	d117      	bne.n	8003e28 <UART_Receive_IT+0x50>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d113      	bne.n	8003e28 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003e00:	2300      	movs	r3, #0
 8003e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e08:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e1a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e20:	1c9a      	adds	r2, r3, #2
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e26:	e026      	b.n	8003e76 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e3a:	d007      	beq.n	8003e4c <UART_Receive_IT+0x74>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10a      	bne.n	8003e5a <UART_Receive_IT+0x82>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d106      	bne.n	8003e5a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	b2da      	uxtb	r2, r3
 8003e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e56:	701a      	strb	r2, [r3, #0]
 8003e58:	e008      	b.n	8003e6c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e66:	b2da      	uxtb	r2, r3
 8003e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e6a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e70:	1c5a      	adds	r2, r3, #1
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	4619      	mov	r1, r3
 8003e84:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d15d      	bne.n	8003f46 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68da      	ldr	r2, [r3, #12]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 0220 	bic.w	r2, r2, #32
 8003e98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68da      	ldr	r2, [r3, #12]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ea8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	695a      	ldr	r2, [r3, #20]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f022 0201 	bic.w	r2, r2, #1
 8003eb8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d135      	bne.n	8003f3c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	330c      	adds	r3, #12
 8003edc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	e853 3f00 	ldrex	r3, [r3]
 8003ee4:	613b      	str	r3, [r7, #16]
   return(result);
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	f023 0310 	bic.w	r3, r3, #16
 8003eec:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	330c      	adds	r3, #12
 8003ef4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ef6:	623a      	str	r2, [r7, #32]
 8003ef8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efa:	69f9      	ldr	r1, [r7, #28]
 8003efc:	6a3a      	ldr	r2, [r7, #32]
 8003efe:	e841 2300 	strex	r3, r2, [r1]
 8003f02:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1e5      	bne.n	8003ed6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0310 	and.w	r3, r3, #16
 8003f14:	2b10      	cmp	r3, #16
 8003f16:	d10a      	bne.n	8003f2e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f18:	2300      	movs	r3, #0
 8003f1a:	60fb      	str	r3, [r7, #12]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f32:	4619      	mov	r1, r3
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f7ff fe0b 	bl	8003b50 <HAL_UARTEx_RxEventCallback>
 8003f3a:	e002      	b.n	8003f42 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f7ff fdf3 	bl	8003b28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003f42:	2300      	movs	r3, #0
 8003f44:	e002      	b.n	8003f4c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003f46:	2300      	movs	r3, #0
 8003f48:	e000      	b.n	8003f4c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003f4a:	2302      	movs	r3, #2
  }
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3730      	adds	r7, #48	@ 0x30
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f58:	b0c0      	sub	sp, #256	@ 0x100
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f70:	68d9      	ldr	r1, [r3, #12]
 8003f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	ea40 0301 	orr.w	r3, r0, r1
 8003f7c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f82:	689a      	ldr	r2, [r3, #8]
 8003f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	431a      	orrs	r2, r3
 8003f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f98:	69db      	ldr	r3, [r3, #28]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003fac:	f021 010c 	bic.w	r1, r1, #12
 8003fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003fba:	430b      	orrs	r3, r1
 8003fbc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fce:	6999      	ldr	r1, [r3, #24]
 8003fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	ea40 0301 	orr.w	r3, r0, r1
 8003fda:	6153      	str	r3, [r2, #20]


#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8003fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	4b95      	ldr	r3, [pc, #596]	@ (8004238 <UART_SetConfig+0x2e4>)
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d011      	beq.n	800400c <UART_SetConfig+0xb8>
 8003fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	4b93      	ldr	r3, [pc, #588]	@ (800423c <UART_SetConfig+0x2e8>)
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d00b      	beq.n	800400c <UART_SetConfig+0xb8>
 8003ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	4b91      	ldr	r3, [pc, #580]	@ (8004240 <UART_SetConfig+0x2ec>)
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d005      	beq.n	800400c <UART_SetConfig+0xb8>
 8004000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	4b8f      	ldr	r3, [pc, #572]	@ (8004244 <UART_SetConfig+0x2f0>)
 8004008:	429a      	cmp	r2, r3
 800400a:	d104      	bne.n	8004016 <UART_SetConfig+0xc2>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800400c:	f7fe ff7c 	bl	8002f08 <HAL_RCC_GetPCLK2Freq>
 8004010:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004014:	e003      	b.n	800401e <UART_SetConfig+0xca>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004016:	f7fe ff63 	bl	8002ee0 <HAL_RCC_GetPCLK1Freq>
 800401a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800401e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004022:	69db      	ldr	r3, [r3, #28]
 8004024:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004028:	f040 8110 	bne.w	800424c <UART_SetConfig+0x2f8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800402c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004030:	2200      	movs	r2, #0
 8004032:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004036:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800403a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800403e:	4622      	mov	r2, r4
 8004040:	462b      	mov	r3, r5
 8004042:	1891      	adds	r1, r2, r2
 8004044:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004046:	415b      	adcs	r3, r3
 8004048:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800404a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800404e:	4621      	mov	r1, r4
 8004050:	eb12 0801 	adds.w	r8, r2, r1
 8004054:	4629      	mov	r1, r5
 8004056:	eb43 0901 	adc.w	r9, r3, r1
 800405a:	f04f 0200 	mov.w	r2, #0
 800405e:	f04f 0300 	mov.w	r3, #0
 8004062:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004066:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800406a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800406e:	4690      	mov	r8, r2
 8004070:	4699      	mov	r9, r3
 8004072:	4623      	mov	r3, r4
 8004074:	eb18 0303 	adds.w	r3, r8, r3
 8004078:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800407c:	462b      	mov	r3, r5
 800407e:	eb49 0303 	adc.w	r3, r9, r3
 8004082:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004092:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004096:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800409a:	460b      	mov	r3, r1
 800409c:	18db      	adds	r3, r3, r3
 800409e:	653b      	str	r3, [r7, #80]	@ 0x50
 80040a0:	4613      	mov	r3, r2
 80040a2:	eb42 0303 	adc.w	r3, r2, r3
 80040a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80040a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80040ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80040b0:	f7fc fda2 	bl	8000bf8 <__aeabi_uldivmod>
 80040b4:	4602      	mov	r2, r0
 80040b6:	460b      	mov	r3, r1
 80040b8:	4b63      	ldr	r3, [pc, #396]	@ (8004248 <UART_SetConfig+0x2f4>)
 80040ba:	fba3 2302 	umull	r2, r3, r3, r2
 80040be:	095b      	lsrs	r3, r3, #5
 80040c0:	011c      	lsls	r4, r3, #4
 80040c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040c6:	2200      	movs	r2, #0
 80040c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80040cc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80040d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80040d4:	4642      	mov	r2, r8
 80040d6:	464b      	mov	r3, r9
 80040d8:	1891      	adds	r1, r2, r2
 80040da:	64b9      	str	r1, [r7, #72]	@ 0x48
 80040dc:	415b      	adcs	r3, r3
 80040de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80040e4:	4641      	mov	r1, r8
 80040e6:	eb12 0a01 	adds.w	sl, r2, r1
 80040ea:	4649      	mov	r1, r9
 80040ec:	eb43 0b01 	adc.w	fp, r3, r1
 80040f0:	f04f 0200 	mov.w	r2, #0
 80040f4:	f04f 0300 	mov.w	r3, #0
 80040f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80040fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004100:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004104:	4692      	mov	sl, r2
 8004106:	469b      	mov	fp, r3
 8004108:	4643      	mov	r3, r8
 800410a:	eb1a 0303 	adds.w	r3, sl, r3
 800410e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004112:	464b      	mov	r3, r9
 8004114:	eb4b 0303 	adc.w	r3, fp, r3
 8004118:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800411c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004128:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800412c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004130:	460b      	mov	r3, r1
 8004132:	18db      	adds	r3, r3, r3
 8004134:	643b      	str	r3, [r7, #64]	@ 0x40
 8004136:	4613      	mov	r3, r2
 8004138:	eb42 0303 	adc.w	r3, r2, r3
 800413c:	647b      	str	r3, [r7, #68]	@ 0x44
 800413e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004142:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004146:	f7fc fd57 	bl	8000bf8 <__aeabi_uldivmod>
 800414a:	4602      	mov	r2, r0
 800414c:	460b      	mov	r3, r1
 800414e:	4611      	mov	r1, r2
 8004150:	4b3d      	ldr	r3, [pc, #244]	@ (8004248 <UART_SetConfig+0x2f4>)
 8004152:	fba3 2301 	umull	r2, r3, r3, r1
 8004156:	095b      	lsrs	r3, r3, #5
 8004158:	2264      	movs	r2, #100	@ 0x64
 800415a:	fb02 f303 	mul.w	r3, r2, r3
 800415e:	1acb      	subs	r3, r1, r3
 8004160:	00db      	lsls	r3, r3, #3
 8004162:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004166:	4b38      	ldr	r3, [pc, #224]	@ (8004248 <UART_SetConfig+0x2f4>)
 8004168:	fba3 2302 	umull	r2, r3, r3, r2
 800416c:	095b      	lsrs	r3, r3, #5
 800416e:	005b      	lsls	r3, r3, #1
 8004170:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004174:	441c      	add	r4, r3
 8004176:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800417a:	2200      	movs	r2, #0
 800417c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004180:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004184:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004188:	4642      	mov	r2, r8
 800418a:	464b      	mov	r3, r9
 800418c:	1891      	adds	r1, r2, r2
 800418e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004190:	415b      	adcs	r3, r3
 8004192:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004194:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004198:	4641      	mov	r1, r8
 800419a:	1851      	adds	r1, r2, r1
 800419c:	6339      	str	r1, [r7, #48]	@ 0x30
 800419e:	4649      	mov	r1, r9
 80041a0:	414b      	adcs	r3, r1
 80041a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80041a4:	f04f 0200 	mov.w	r2, #0
 80041a8:	f04f 0300 	mov.w	r3, #0
 80041ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80041b0:	4659      	mov	r1, fp
 80041b2:	00cb      	lsls	r3, r1, #3
 80041b4:	4651      	mov	r1, sl
 80041b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041ba:	4651      	mov	r1, sl
 80041bc:	00ca      	lsls	r2, r1, #3
 80041be:	4610      	mov	r0, r2
 80041c0:	4619      	mov	r1, r3
 80041c2:	4603      	mov	r3, r0
 80041c4:	4642      	mov	r2, r8
 80041c6:	189b      	adds	r3, r3, r2
 80041c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041cc:	464b      	mov	r3, r9
 80041ce:	460a      	mov	r2, r1
 80041d0:	eb42 0303 	adc.w	r3, r2, r3
 80041d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80041e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80041e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80041ec:	460b      	mov	r3, r1
 80041ee:	18db      	adds	r3, r3, r3
 80041f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041f2:	4613      	mov	r3, r2
 80041f4:	eb42 0303 	adc.w	r3, r2, r3
 80041f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80041fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004202:	f7fc fcf9 	bl	8000bf8 <__aeabi_uldivmod>
 8004206:	4602      	mov	r2, r0
 8004208:	460b      	mov	r3, r1
 800420a:	4b0f      	ldr	r3, [pc, #60]	@ (8004248 <UART_SetConfig+0x2f4>)
 800420c:	fba3 1302 	umull	r1, r3, r3, r2
 8004210:	095b      	lsrs	r3, r3, #5
 8004212:	2164      	movs	r1, #100	@ 0x64
 8004214:	fb01 f303 	mul.w	r3, r1, r3
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	00db      	lsls	r3, r3, #3
 800421c:	3332      	adds	r3, #50	@ 0x32
 800421e:	4a0a      	ldr	r2, [pc, #40]	@ (8004248 <UART_SetConfig+0x2f4>)
 8004220:	fba2 2303 	umull	r2, r3, r2, r3
 8004224:	095b      	lsrs	r3, r3, #5
 8004226:	f003 0207 	and.w	r2, r3, #7
 800422a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4422      	add	r2, r4
 8004232:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004234:	e10a      	b.n	800444c <UART_SetConfig+0x4f8>
 8004236:	bf00      	nop
 8004238:	40011000 	.word	0x40011000
 800423c:	40011400 	.word	0x40011400
 8004240:	40011800 	.word	0x40011800
 8004244:	40011c00 	.word	0x40011c00
 8004248:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800424c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004250:	2200      	movs	r2, #0
 8004252:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004256:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800425a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800425e:	4642      	mov	r2, r8
 8004260:	464b      	mov	r3, r9
 8004262:	1891      	adds	r1, r2, r2
 8004264:	6239      	str	r1, [r7, #32]
 8004266:	415b      	adcs	r3, r3
 8004268:	627b      	str	r3, [r7, #36]	@ 0x24
 800426a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800426e:	4641      	mov	r1, r8
 8004270:	1854      	adds	r4, r2, r1
 8004272:	4649      	mov	r1, r9
 8004274:	eb43 0501 	adc.w	r5, r3, r1
 8004278:	f04f 0200 	mov.w	r2, #0
 800427c:	f04f 0300 	mov.w	r3, #0
 8004280:	00eb      	lsls	r3, r5, #3
 8004282:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004286:	00e2      	lsls	r2, r4, #3
 8004288:	4614      	mov	r4, r2
 800428a:	461d      	mov	r5, r3
 800428c:	4643      	mov	r3, r8
 800428e:	18e3      	adds	r3, r4, r3
 8004290:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004294:	464b      	mov	r3, r9
 8004296:	eb45 0303 	adc.w	r3, r5, r3
 800429a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800429e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80042aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80042ae:	f04f 0200 	mov.w	r2, #0
 80042b2:	f04f 0300 	mov.w	r3, #0
 80042b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80042ba:	4629      	mov	r1, r5
 80042bc:	008b      	lsls	r3, r1, #2
 80042be:	4621      	mov	r1, r4
 80042c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042c4:	4621      	mov	r1, r4
 80042c6:	008a      	lsls	r2, r1, #2
 80042c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80042cc:	f7fc fc94 	bl	8000bf8 <__aeabi_uldivmod>
 80042d0:	4602      	mov	r2, r0
 80042d2:	460b      	mov	r3, r1
 80042d4:	4b60      	ldr	r3, [pc, #384]	@ (8004458 <UART_SetConfig+0x504>)
 80042d6:	fba3 2302 	umull	r2, r3, r3, r2
 80042da:	095b      	lsrs	r3, r3, #5
 80042dc:	011c      	lsls	r4, r3, #4
 80042de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042e2:	2200      	movs	r2, #0
 80042e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80042ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80042f0:	4642      	mov	r2, r8
 80042f2:	464b      	mov	r3, r9
 80042f4:	1891      	adds	r1, r2, r2
 80042f6:	61b9      	str	r1, [r7, #24]
 80042f8:	415b      	adcs	r3, r3
 80042fa:	61fb      	str	r3, [r7, #28]
 80042fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004300:	4641      	mov	r1, r8
 8004302:	1851      	adds	r1, r2, r1
 8004304:	6139      	str	r1, [r7, #16]
 8004306:	4649      	mov	r1, r9
 8004308:	414b      	adcs	r3, r1
 800430a:	617b      	str	r3, [r7, #20]
 800430c:	f04f 0200 	mov.w	r2, #0
 8004310:	f04f 0300 	mov.w	r3, #0
 8004314:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004318:	4659      	mov	r1, fp
 800431a:	00cb      	lsls	r3, r1, #3
 800431c:	4651      	mov	r1, sl
 800431e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004322:	4651      	mov	r1, sl
 8004324:	00ca      	lsls	r2, r1, #3
 8004326:	4610      	mov	r0, r2
 8004328:	4619      	mov	r1, r3
 800432a:	4603      	mov	r3, r0
 800432c:	4642      	mov	r2, r8
 800432e:	189b      	adds	r3, r3, r2
 8004330:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004334:	464b      	mov	r3, r9
 8004336:	460a      	mov	r2, r1
 8004338:	eb42 0303 	adc.w	r3, r2, r3
 800433c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	67bb      	str	r3, [r7, #120]	@ 0x78
 800434a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800434c:	f04f 0200 	mov.w	r2, #0
 8004350:	f04f 0300 	mov.w	r3, #0
 8004354:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004358:	4649      	mov	r1, r9
 800435a:	008b      	lsls	r3, r1, #2
 800435c:	4641      	mov	r1, r8
 800435e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004362:	4641      	mov	r1, r8
 8004364:	008a      	lsls	r2, r1, #2
 8004366:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800436a:	f7fc fc45 	bl	8000bf8 <__aeabi_uldivmod>
 800436e:	4602      	mov	r2, r0
 8004370:	460b      	mov	r3, r1
 8004372:	4611      	mov	r1, r2
 8004374:	4b38      	ldr	r3, [pc, #224]	@ (8004458 <UART_SetConfig+0x504>)
 8004376:	fba3 2301 	umull	r2, r3, r3, r1
 800437a:	095b      	lsrs	r3, r3, #5
 800437c:	2264      	movs	r2, #100	@ 0x64
 800437e:	fb02 f303 	mul.w	r3, r2, r3
 8004382:	1acb      	subs	r3, r1, r3
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	3332      	adds	r3, #50	@ 0x32
 8004388:	4a33      	ldr	r2, [pc, #204]	@ (8004458 <UART_SetConfig+0x504>)
 800438a:	fba2 2303 	umull	r2, r3, r2, r3
 800438e:	095b      	lsrs	r3, r3, #5
 8004390:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004394:	441c      	add	r4, r3
 8004396:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800439a:	2200      	movs	r2, #0
 800439c:	673b      	str	r3, [r7, #112]	@ 0x70
 800439e:	677a      	str	r2, [r7, #116]	@ 0x74
 80043a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80043a4:	4642      	mov	r2, r8
 80043a6:	464b      	mov	r3, r9
 80043a8:	1891      	adds	r1, r2, r2
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	415b      	adcs	r3, r3
 80043ae:	60fb      	str	r3, [r7, #12]
 80043b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80043b4:	4641      	mov	r1, r8
 80043b6:	1851      	adds	r1, r2, r1
 80043b8:	6039      	str	r1, [r7, #0]
 80043ba:	4649      	mov	r1, r9
 80043bc:	414b      	adcs	r3, r1
 80043be:	607b      	str	r3, [r7, #4]
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	f04f 0300 	mov.w	r3, #0
 80043c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80043cc:	4659      	mov	r1, fp
 80043ce:	00cb      	lsls	r3, r1, #3
 80043d0:	4651      	mov	r1, sl
 80043d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043d6:	4651      	mov	r1, sl
 80043d8:	00ca      	lsls	r2, r1, #3
 80043da:	4610      	mov	r0, r2
 80043dc:	4619      	mov	r1, r3
 80043de:	4603      	mov	r3, r0
 80043e0:	4642      	mov	r2, r8
 80043e2:	189b      	adds	r3, r3, r2
 80043e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043e6:	464b      	mov	r3, r9
 80043e8:	460a      	mov	r2, r1
 80043ea:	eb42 0303 	adc.w	r3, r2, r3
 80043ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80043fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80043fc:	f04f 0200 	mov.w	r2, #0
 8004400:	f04f 0300 	mov.w	r3, #0
 8004404:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004408:	4649      	mov	r1, r9
 800440a:	008b      	lsls	r3, r1, #2
 800440c:	4641      	mov	r1, r8
 800440e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004412:	4641      	mov	r1, r8
 8004414:	008a      	lsls	r2, r1, #2
 8004416:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800441a:	f7fc fbed 	bl	8000bf8 <__aeabi_uldivmod>
 800441e:	4602      	mov	r2, r0
 8004420:	460b      	mov	r3, r1
 8004422:	4b0d      	ldr	r3, [pc, #52]	@ (8004458 <UART_SetConfig+0x504>)
 8004424:	fba3 1302 	umull	r1, r3, r3, r2
 8004428:	095b      	lsrs	r3, r3, #5
 800442a:	2164      	movs	r1, #100	@ 0x64
 800442c:	fb01 f303 	mul.w	r3, r1, r3
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	011b      	lsls	r3, r3, #4
 8004434:	3332      	adds	r3, #50	@ 0x32
 8004436:	4a08      	ldr	r2, [pc, #32]	@ (8004458 <UART_SetConfig+0x504>)
 8004438:	fba2 2303 	umull	r2, r3, r2, r3
 800443c:	095b      	lsrs	r3, r3, #5
 800443e:	f003 020f 	and.w	r2, r3, #15
 8004442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4422      	add	r2, r4
 800444a:	609a      	str	r2, [r3, #8]
}
 800444c:	bf00      	nop
 800444e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004452:	46bd      	mov	sp, r7
 8004454:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004458:	51eb851f 	.word	0x51eb851f

0800445c <__cvt>:
 800445c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004460:	ec57 6b10 	vmov	r6, r7, d0
 8004464:	2f00      	cmp	r7, #0
 8004466:	460c      	mov	r4, r1
 8004468:	4619      	mov	r1, r3
 800446a:	463b      	mov	r3, r7
 800446c:	bfbb      	ittet	lt
 800446e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004472:	461f      	movlt	r7, r3
 8004474:	2300      	movge	r3, #0
 8004476:	232d      	movlt	r3, #45	@ 0x2d
 8004478:	700b      	strb	r3, [r1, #0]
 800447a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800447c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004480:	4691      	mov	r9, r2
 8004482:	f023 0820 	bic.w	r8, r3, #32
 8004486:	bfbc      	itt	lt
 8004488:	4632      	movlt	r2, r6
 800448a:	4616      	movlt	r6, r2
 800448c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004490:	d005      	beq.n	800449e <__cvt+0x42>
 8004492:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004496:	d100      	bne.n	800449a <__cvt+0x3e>
 8004498:	3401      	adds	r4, #1
 800449a:	2102      	movs	r1, #2
 800449c:	e000      	b.n	80044a0 <__cvt+0x44>
 800449e:	2103      	movs	r1, #3
 80044a0:	ab03      	add	r3, sp, #12
 80044a2:	9301      	str	r3, [sp, #4]
 80044a4:	ab02      	add	r3, sp, #8
 80044a6:	9300      	str	r3, [sp, #0]
 80044a8:	ec47 6b10 	vmov	d0, r6, r7
 80044ac:	4653      	mov	r3, sl
 80044ae:	4622      	mov	r2, r4
 80044b0:	f000 ff3e 	bl	8005330 <_dtoa_r>
 80044b4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80044b8:	4605      	mov	r5, r0
 80044ba:	d119      	bne.n	80044f0 <__cvt+0x94>
 80044bc:	f019 0f01 	tst.w	r9, #1
 80044c0:	d00e      	beq.n	80044e0 <__cvt+0x84>
 80044c2:	eb00 0904 	add.w	r9, r0, r4
 80044c6:	2200      	movs	r2, #0
 80044c8:	2300      	movs	r3, #0
 80044ca:	4630      	mov	r0, r6
 80044cc:	4639      	mov	r1, r7
 80044ce:	f7fc fb23 	bl	8000b18 <__aeabi_dcmpeq>
 80044d2:	b108      	cbz	r0, 80044d8 <__cvt+0x7c>
 80044d4:	f8cd 900c 	str.w	r9, [sp, #12]
 80044d8:	2230      	movs	r2, #48	@ 0x30
 80044da:	9b03      	ldr	r3, [sp, #12]
 80044dc:	454b      	cmp	r3, r9
 80044de:	d31e      	bcc.n	800451e <__cvt+0xc2>
 80044e0:	9b03      	ldr	r3, [sp, #12]
 80044e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80044e4:	1b5b      	subs	r3, r3, r5
 80044e6:	4628      	mov	r0, r5
 80044e8:	6013      	str	r3, [r2, #0]
 80044ea:	b004      	add	sp, #16
 80044ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80044f4:	eb00 0904 	add.w	r9, r0, r4
 80044f8:	d1e5      	bne.n	80044c6 <__cvt+0x6a>
 80044fa:	7803      	ldrb	r3, [r0, #0]
 80044fc:	2b30      	cmp	r3, #48	@ 0x30
 80044fe:	d10a      	bne.n	8004516 <__cvt+0xba>
 8004500:	2200      	movs	r2, #0
 8004502:	2300      	movs	r3, #0
 8004504:	4630      	mov	r0, r6
 8004506:	4639      	mov	r1, r7
 8004508:	f7fc fb06 	bl	8000b18 <__aeabi_dcmpeq>
 800450c:	b918      	cbnz	r0, 8004516 <__cvt+0xba>
 800450e:	f1c4 0401 	rsb	r4, r4, #1
 8004512:	f8ca 4000 	str.w	r4, [sl]
 8004516:	f8da 3000 	ldr.w	r3, [sl]
 800451a:	4499      	add	r9, r3
 800451c:	e7d3      	b.n	80044c6 <__cvt+0x6a>
 800451e:	1c59      	adds	r1, r3, #1
 8004520:	9103      	str	r1, [sp, #12]
 8004522:	701a      	strb	r2, [r3, #0]
 8004524:	e7d9      	b.n	80044da <__cvt+0x7e>

08004526 <__exponent>:
 8004526:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004528:	2900      	cmp	r1, #0
 800452a:	bfba      	itte	lt
 800452c:	4249      	neglt	r1, r1
 800452e:	232d      	movlt	r3, #45	@ 0x2d
 8004530:	232b      	movge	r3, #43	@ 0x2b
 8004532:	2909      	cmp	r1, #9
 8004534:	7002      	strb	r2, [r0, #0]
 8004536:	7043      	strb	r3, [r0, #1]
 8004538:	dd29      	ble.n	800458e <__exponent+0x68>
 800453a:	f10d 0307 	add.w	r3, sp, #7
 800453e:	461d      	mov	r5, r3
 8004540:	270a      	movs	r7, #10
 8004542:	461a      	mov	r2, r3
 8004544:	fbb1 f6f7 	udiv	r6, r1, r7
 8004548:	fb07 1416 	mls	r4, r7, r6, r1
 800454c:	3430      	adds	r4, #48	@ 0x30
 800454e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004552:	460c      	mov	r4, r1
 8004554:	2c63      	cmp	r4, #99	@ 0x63
 8004556:	f103 33ff 	add.w	r3, r3, #4294967295
 800455a:	4631      	mov	r1, r6
 800455c:	dcf1      	bgt.n	8004542 <__exponent+0x1c>
 800455e:	3130      	adds	r1, #48	@ 0x30
 8004560:	1e94      	subs	r4, r2, #2
 8004562:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004566:	1c41      	adds	r1, r0, #1
 8004568:	4623      	mov	r3, r4
 800456a:	42ab      	cmp	r3, r5
 800456c:	d30a      	bcc.n	8004584 <__exponent+0x5e>
 800456e:	f10d 0309 	add.w	r3, sp, #9
 8004572:	1a9b      	subs	r3, r3, r2
 8004574:	42ac      	cmp	r4, r5
 8004576:	bf88      	it	hi
 8004578:	2300      	movhi	r3, #0
 800457a:	3302      	adds	r3, #2
 800457c:	4403      	add	r3, r0
 800457e:	1a18      	subs	r0, r3, r0
 8004580:	b003      	add	sp, #12
 8004582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004584:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004588:	f801 6f01 	strb.w	r6, [r1, #1]!
 800458c:	e7ed      	b.n	800456a <__exponent+0x44>
 800458e:	2330      	movs	r3, #48	@ 0x30
 8004590:	3130      	adds	r1, #48	@ 0x30
 8004592:	7083      	strb	r3, [r0, #2]
 8004594:	70c1      	strb	r1, [r0, #3]
 8004596:	1d03      	adds	r3, r0, #4
 8004598:	e7f1      	b.n	800457e <__exponent+0x58>
	...

0800459c <_printf_float>:
 800459c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045a0:	b08d      	sub	sp, #52	@ 0x34
 80045a2:	460c      	mov	r4, r1
 80045a4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80045a8:	4616      	mov	r6, r2
 80045aa:	461f      	mov	r7, r3
 80045ac:	4605      	mov	r5, r0
 80045ae:	f000 fdbf 	bl	8005130 <_localeconv_r>
 80045b2:	6803      	ldr	r3, [r0, #0]
 80045b4:	9304      	str	r3, [sp, #16]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fb fe82 	bl	80002c0 <strlen>
 80045bc:	2300      	movs	r3, #0
 80045be:	930a      	str	r3, [sp, #40]	@ 0x28
 80045c0:	f8d8 3000 	ldr.w	r3, [r8]
 80045c4:	9005      	str	r0, [sp, #20]
 80045c6:	3307      	adds	r3, #7
 80045c8:	f023 0307 	bic.w	r3, r3, #7
 80045cc:	f103 0208 	add.w	r2, r3, #8
 80045d0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80045d4:	f8d4 b000 	ldr.w	fp, [r4]
 80045d8:	f8c8 2000 	str.w	r2, [r8]
 80045dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80045e0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80045e4:	9307      	str	r3, [sp, #28]
 80045e6:	f8cd 8018 	str.w	r8, [sp, #24]
 80045ea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80045ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80045f2:	4b9c      	ldr	r3, [pc, #624]	@ (8004864 <_printf_float+0x2c8>)
 80045f4:	f04f 32ff 	mov.w	r2, #4294967295
 80045f8:	f7fc fac0 	bl	8000b7c <__aeabi_dcmpun>
 80045fc:	bb70      	cbnz	r0, 800465c <_printf_float+0xc0>
 80045fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004602:	4b98      	ldr	r3, [pc, #608]	@ (8004864 <_printf_float+0x2c8>)
 8004604:	f04f 32ff 	mov.w	r2, #4294967295
 8004608:	f7fc fa9a 	bl	8000b40 <__aeabi_dcmple>
 800460c:	bb30      	cbnz	r0, 800465c <_printf_float+0xc0>
 800460e:	2200      	movs	r2, #0
 8004610:	2300      	movs	r3, #0
 8004612:	4640      	mov	r0, r8
 8004614:	4649      	mov	r1, r9
 8004616:	f7fc fa89 	bl	8000b2c <__aeabi_dcmplt>
 800461a:	b110      	cbz	r0, 8004622 <_printf_float+0x86>
 800461c:	232d      	movs	r3, #45	@ 0x2d
 800461e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004622:	4a91      	ldr	r2, [pc, #580]	@ (8004868 <_printf_float+0x2cc>)
 8004624:	4b91      	ldr	r3, [pc, #580]	@ (800486c <_printf_float+0x2d0>)
 8004626:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800462a:	bf94      	ite	ls
 800462c:	4690      	movls	r8, r2
 800462e:	4698      	movhi	r8, r3
 8004630:	2303      	movs	r3, #3
 8004632:	6123      	str	r3, [r4, #16]
 8004634:	f02b 0304 	bic.w	r3, fp, #4
 8004638:	6023      	str	r3, [r4, #0]
 800463a:	f04f 0900 	mov.w	r9, #0
 800463e:	9700      	str	r7, [sp, #0]
 8004640:	4633      	mov	r3, r6
 8004642:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004644:	4621      	mov	r1, r4
 8004646:	4628      	mov	r0, r5
 8004648:	f000 f9d2 	bl	80049f0 <_printf_common>
 800464c:	3001      	adds	r0, #1
 800464e:	f040 808d 	bne.w	800476c <_printf_float+0x1d0>
 8004652:	f04f 30ff 	mov.w	r0, #4294967295
 8004656:	b00d      	add	sp, #52	@ 0x34
 8004658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800465c:	4642      	mov	r2, r8
 800465e:	464b      	mov	r3, r9
 8004660:	4640      	mov	r0, r8
 8004662:	4649      	mov	r1, r9
 8004664:	f7fc fa8a 	bl	8000b7c <__aeabi_dcmpun>
 8004668:	b140      	cbz	r0, 800467c <_printf_float+0xe0>
 800466a:	464b      	mov	r3, r9
 800466c:	2b00      	cmp	r3, #0
 800466e:	bfbc      	itt	lt
 8004670:	232d      	movlt	r3, #45	@ 0x2d
 8004672:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004676:	4a7e      	ldr	r2, [pc, #504]	@ (8004870 <_printf_float+0x2d4>)
 8004678:	4b7e      	ldr	r3, [pc, #504]	@ (8004874 <_printf_float+0x2d8>)
 800467a:	e7d4      	b.n	8004626 <_printf_float+0x8a>
 800467c:	6863      	ldr	r3, [r4, #4]
 800467e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004682:	9206      	str	r2, [sp, #24]
 8004684:	1c5a      	adds	r2, r3, #1
 8004686:	d13b      	bne.n	8004700 <_printf_float+0x164>
 8004688:	2306      	movs	r3, #6
 800468a:	6063      	str	r3, [r4, #4]
 800468c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004690:	2300      	movs	r3, #0
 8004692:	6022      	str	r2, [r4, #0]
 8004694:	9303      	str	r3, [sp, #12]
 8004696:	ab0a      	add	r3, sp, #40	@ 0x28
 8004698:	e9cd a301 	strd	sl, r3, [sp, #4]
 800469c:	ab09      	add	r3, sp, #36	@ 0x24
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	6861      	ldr	r1, [r4, #4]
 80046a2:	ec49 8b10 	vmov	d0, r8, r9
 80046a6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80046aa:	4628      	mov	r0, r5
 80046ac:	f7ff fed6 	bl	800445c <__cvt>
 80046b0:	9b06      	ldr	r3, [sp, #24]
 80046b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80046b4:	2b47      	cmp	r3, #71	@ 0x47
 80046b6:	4680      	mov	r8, r0
 80046b8:	d129      	bne.n	800470e <_printf_float+0x172>
 80046ba:	1cc8      	adds	r0, r1, #3
 80046bc:	db02      	blt.n	80046c4 <_printf_float+0x128>
 80046be:	6863      	ldr	r3, [r4, #4]
 80046c0:	4299      	cmp	r1, r3
 80046c2:	dd41      	ble.n	8004748 <_printf_float+0x1ac>
 80046c4:	f1aa 0a02 	sub.w	sl, sl, #2
 80046c8:	fa5f fa8a 	uxtb.w	sl, sl
 80046cc:	3901      	subs	r1, #1
 80046ce:	4652      	mov	r2, sl
 80046d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80046d4:	9109      	str	r1, [sp, #36]	@ 0x24
 80046d6:	f7ff ff26 	bl	8004526 <__exponent>
 80046da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80046dc:	1813      	adds	r3, r2, r0
 80046de:	2a01      	cmp	r2, #1
 80046e0:	4681      	mov	r9, r0
 80046e2:	6123      	str	r3, [r4, #16]
 80046e4:	dc02      	bgt.n	80046ec <_printf_float+0x150>
 80046e6:	6822      	ldr	r2, [r4, #0]
 80046e8:	07d2      	lsls	r2, r2, #31
 80046ea:	d501      	bpl.n	80046f0 <_printf_float+0x154>
 80046ec:	3301      	adds	r3, #1
 80046ee:	6123      	str	r3, [r4, #16]
 80046f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d0a2      	beq.n	800463e <_printf_float+0xa2>
 80046f8:	232d      	movs	r3, #45	@ 0x2d
 80046fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046fe:	e79e      	b.n	800463e <_printf_float+0xa2>
 8004700:	9a06      	ldr	r2, [sp, #24]
 8004702:	2a47      	cmp	r2, #71	@ 0x47
 8004704:	d1c2      	bne.n	800468c <_printf_float+0xf0>
 8004706:	2b00      	cmp	r3, #0
 8004708:	d1c0      	bne.n	800468c <_printf_float+0xf0>
 800470a:	2301      	movs	r3, #1
 800470c:	e7bd      	b.n	800468a <_printf_float+0xee>
 800470e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004712:	d9db      	bls.n	80046cc <_printf_float+0x130>
 8004714:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004718:	d118      	bne.n	800474c <_printf_float+0x1b0>
 800471a:	2900      	cmp	r1, #0
 800471c:	6863      	ldr	r3, [r4, #4]
 800471e:	dd0b      	ble.n	8004738 <_printf_float+0x19c>
 8004720:	6121      	str	r1, [r4, #16]
 8004722:	b913      	cbnz	r3, 800472a <_printf_float+0x18e>
 8004724:	6822      	ldr	r2, [r4, #0]
 8004726:	07d0      	lsls	r0, r2, #31
 8004728:	d502      	bpl.n	8004730 <_printf_float+0x194>
 800472a:	3301      	adds	r3, #1
 800472c:	440b      	add	r3, r1
 800472e:	6123      	str	r3, [r4, #16]
 8004730:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004732:	f04f 0900 	mov.w	r9, #0
 8004736:	e7db      	b.n	80046f0 <_printf_float+0x154>
 8004738:	b913      	cbnz	r3, 8004740 <_printf_float+0x1a4>
 800473a:	6822      	ldr	r2, [r4, #0]
 800473c:	07d2      	lsls	r2, r2, #31
 800473e:	d501      	bpl.n	8004744 <_printf_float+0x1a8>
 8004740:	3302      	adds	r3, #2
 8004742:	e7f4      	b.n	800472e <_printf_float+0x192>
 8004744:	2301      	movs	r3, #1
 8004746:	e7f2      	b.n	800472e <_printf_float+0x192>
 8004748:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800474c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800474e:	4299      	cmp	r1, r3
 8004750:	db05      	blt.n	800475e <_printf_float+0x1c2>
 8004752:	6823      	ldr	r3, [r4, #0]
 8004754:	6121      	str	r1, [r4, #16]
 8004756:	07d8      	lsls	r0, r3, #31
 8004758:	d5ea      	bpl.n	8004730 <_printf_float+0x194>
 800475a:	1c4b      	adds	r3, r1, #1
 800475c:	e7e7      	b.n	800472e <_printf_float+0x192>
 800475e:	2900      	cmp	r1, #0
 8004760:	bfd4      	ite	le
 8004762:	f1c1 0202 	rsble	r2, r1, #2
 8004766:	2201      	movgt	r2, #1
 8004768:	4413      	add	r3, r2
 800476a:	e7e0      	b.n	800472e <_printf_float+0x192>
 800476c:	6823      	ldr	r3, [r4, #0]
 800476e:	055a      	lsls	r2, r3, #21
 8004770:	d407      	bmi.n	8004782 <_printf_float+0x1e6>
 8004772:	6923      	ldr	r3, [r4, #16]
 8004774:	4642      	mov	r2, r8
 8004776:	4631      	mov	r1, r6
 8004778:	4628      	mov	r0, r5
 800477a:	47b8      	blx	r7
 800477c:	3001      	adds	r0, #1
 800477e:	d12b      	bne.n	80047d8 <_printf_float+0x23c>
 8004780:	e767      	b.n	8004652 <_printf_float+0xb6>
 8004782:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004786:	f240 80dd 	bls.w	8004944 <_printf_float+0x3a8>
 800478a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800478e:	2200      	movs	r2, #0
 8004790:	2300      	movs	r3, #0
 8004792:	f7fc f9c1 	bl	8000b18 <__aeabi_dcmpeq>
 8004796:	2800      	cmp	r0, #0
 8004798:	d033      	beq.n	8004802 <_printf_float+0x266>
 800479a:	4a37      	ldr	r2, [pc, #220]	@ (8004878 <_printf_float+0x2dc>)
 800479c:	2301      	movs	r3, #1
 800479e:	4631      	mov	r1, r6
 80047a0:	4628      	mov	r0, r5
 80047a2:	47b8      	blx	r7
 80047a4:	3001      	adds	r0, #1
 80047a6:	f43f af54 	beq.w	8004652 <_printf_float+0xb6>
 80047aa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80047ae:	4543      	cmp	r3, r8
 80047b0:	db02      	blt.n	80047b8 <_printf_float+0x21c>
 80047b2:	6823      	ldr	r3, [r4, #0]
 80047b4:	07d8      	lsls	r0, r3, #31
 80047b6:	d50f      	bpl.n	80047d8 <_printf_float+0x23c>
 80047b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047bc:	4631      	mov	r1, r6
 80047be:	4628      	mov	r0, r5
 80047c0:	47b8      	blx	r7
 80047c2:	3001      	adds	r0, #1
 80047c4:	f43f af45 	beq.w	8004652 <_printf_float+0xb6>
 80047c8:	f04f 0900 	mov.w	r9, #0
 80047cc:	f108 38ff 	add.w	r8, r8, #4294967295
 80047d0:	f104 0a1a 	add.w	sl, r4, #26
 80047d4:	45c8      	cmp	r8, r9
 80047d6:	dc09      	bgt.n	80047ec <_printf_float+0x250>
 80047d8:	6823      	ldr	r3, [r4, #0]
 80047da:	079b      	lsls	r3, r3, #30
 80047dc:	f100 8103 	bmi.w	80049e6 <_printf_float+0x44a>
 80047e0:	68e0      	ldr	r0, [r4, #12]
 80047e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80047e4:	4298      	cmp	r0, r3
 80047e6:	bfb8      	it	lt
 80047e8:	4618      	movlt	r0, r3
 80047ea:	e734      	b.n	8004656 <_printf_float+0xba>
 80047ec:	2301      	movs	r3, #1
 80047ee:	4652      	mov	r2, sl
 80047f0:	4631      	mov	r1, r6
 80047f2:	4628      	mov	r0, r5
 80047f4:	47b8      	blx	r7
 80047f6:	3001      	adds	r0, #1
 80047f8:	f43f af2b 	beq.w	8004652 <_printf_float+0xb6>
 80047fc:	f109 0901 	add.w	r9, r9, #1
 8004800:	e7e8      	b.n	80047d4 <_printf_float+0x238>
 8004802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004804:	2b00      	cmp	r3, #0
 8004806:	dc39      	bgt.n	800487c <_printf_float+0x2e0>
 8004808:	4a1b      	ldr	r2, [pc, #108]	@ (8004878 <_printf_float+0x2dc>)
 800480a:	2301      	movs	r3, #1
 800480c:	4631      	mov	r1, r6
 800480e:	4628      	mov	r0, r5
 8004810:	47b8      	blx	r7
 8004812:	3001      	adds	r0, #1
 8004814:	f43f af1d 	beq.w	8004652 <_printf_float+0xb6>
 8004818:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800481c:	ea59 0303 	orrs.w	r3, r9, r3
 8004820:	d102      	bne.n	8004828 <_printf_float+0x28c>
 8004822:	6823      	ldr	r3, [r4, #0]
 8004824:	07d9      	lsls	r1, r3, #31
 8004826:	d5d7      	bpl.n	80047d8 <_printf_float+0x23c>
 8004828:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800482c:	4631      	mov	r1, r6
 800482e:	4628      	mov	r0, r5
 8004830:	47b8      	blx	r7
 8004832:	3001      	adds	r0, #1
 8004834:	f43f af0d 	beq.w	8004652 <_printf_float+0xb6>
 8004838:	f04f 0a00 	mov.w	sl, #0
 800483c:	f104 0b1a 	add.w	fp, r4, #26
 8004840:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004842:	425b      	negs	r3, r3
 8004844:	4553      	cmp	r3, sl
 8004846:	dc01      	bgt.n	800484c <_printf_float+0x2b0>
 8004848:	464b      	mov	r3, r9
 800484a:	e793      	b.n	8004774 <_printf_float+0x1d8>
 800484c:	2301      	movs	r3, #1
 800484e:	465a      	mov	r2, fp
 8004850:	4631      	mov	r1, r6
 8004852:	4628      	mov	r0, r5
 8004854:	47b8      	blx	r7
 8004856:	3001      	adds	r0, #1
 8004858:	f43f aefb 	beq.w	8004652 <_printf_float+0xb6>
 800485c:	f10a 0a01 	add.w	sl, sl, #1
 8004860:	e7ee      	b.n	8004840 <_printf_float+0x2a4>
 8004862:	bf00      	nop
 8004864:	7fefffff 	.word	0x7fefffff
 8004868:	08006ef8 	.word	0x08006ef8
 800486c:	08006efc 	.word	0x08006efc
 8004870:	08006f00 	.word	0x08006f00
 8004874:	08006f04 	.word	0x08006f04
 8004878:	08006f08 	.word	0x08006f08
 800487c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800487e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004882:	4553      	cmp	r3, sl
 8004884:	bfa8      	it	ge
 8004886:	4653      	movge	r3, sl
 8004888:	2b00      	cmp	r3, #0
 800488a:	4699      	mov	r9, r3
 800488c:	dc36      	bgt.n	80048fc <_printf_float+0x360>
 800488e:	f04f 0b00 	mov.w	fp, #0
 8004892:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004896:	f104 021a 	add.w	r2, r4, #26
 800489a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800489c:	9306      	str	r3, [sp, #24]
 800489e:	eba3 0309 	sub.w	r3, r3, r9
 80048a2:	455b      	cmp	r3, fp
 80048a4:	dc31      	bgt.n	800490a <_printf_float+0x36e>
 80048a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048a8:	459a      	cmp	sl, r3
 80048aa:	dc3a      	bgt.n	8004922 <_printf_float+0x386>
 80048ac:	6823      	ldr	r3, [r4, #0]
 80048ae:	07da      	lsls	r2, r3, #31
 80048b0:	d437      	bmi.n	8004922 <_printf_float+0x386>
 80048b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048b4:	ebaa 0903 	sub.w	r9, sl, r3
 80048b8:	9b06      	ldr	r3, [sp, #24]
 80048ba:	ebaa 0303 	sub.w	r3, sl, r3
 80048be:	4599      	cmp	r9, r3
 80048c0:	bfa8      	it	ge
 80048c2:	4699      	movge	r9, r3
 80048c4:	f1b9 0f00 	cmp.w	r9, #0
 80048c8:	dc33      	bgt.n	8004932 <_printf_float+0x396>
 80048ca:	f04f 0800 	mov.w	r8, #0
 80048ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80048d2:	f104 0b1a 	add.w	fp, r4, #26
 80048d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048d8:	ebaa 0303 	sub.w	r3, sl, r3
 80048dc:	eba3 0309 	sub.w	r3, r3, r9
 80048e0:	4543      	cmp	r3, r8
 80048e2:	f77f af79 	ble.w	80047d8 <_printf_float+0x23c>
 80048e6:	2301      	movs	r3, #1
 80048e8:	465a      	mov	r2, fp
 80048ea:	4631      	mov	r1, r6
 80048ec:	4628      	mov	r0, r5
 80048ee:	47b8      	blx	r7
 80048f0:	3001      	adds	r0, #1
 80048f2:	f43f aeae 	beq.w	8004652 <_printf_float+0xb6>
 80048f6:	f108 0801 	add.w	r8, r8, #1
 80048fa:	e7ec      	b.n	80048d6 <_printf_float+0x33a>
 80048fc:	4642      	mov	r2, r8
 80048fe:	4631      	mov	r1, r6
 8004900:	4628      	mov	r0, r5
 8004902:	47b8      	blx	r7
 8004904:	3001      	adds	r0, #1
 8004906:	d1c2      	bne.n	800488e <_printf_float+0x2f2>
 8004908:	e6a3      	b.n	8004652 <_printf_float+0xb6>
 800490a:	2301      	movs	r3, #1
 800490c:	4631      	mov	r1, r6
 800490e:	4628      	mov	r0, r5
 8004910:	9206      	str	r2, [sp, #24]
 8004912:	47b8      	blx	r7
 8004914:	3001      	adds	r0, #1
 8004916:	f43f ae9c 	beq.w	8004652 <_printf_float+0xb6>
 800491a:	9a06      	ldr	r2, [sp, #24]
 800491c:	f10b 0b01 	add.w	fp, fp, #1
 8004920:	e7bb      	b.n	800489a <_printf_float+0x2fe>
 8004922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004926:	4631      	mov	r1, r6
 8004928:	4628      	mov	r0, r5
 800492a:	47b8      	blx	r7
 800492c:	3001      	adds	r0, #1
 800492e:	d1c0      	bne.n	80048b2 <_printf_float+0x316>
 8004930:	e68f      	b.n	8004652 <_printf_float+0xb6>
 8004932:	9a06      	ldr	r2, [sp, #24]
 8004934:	464b      	mov	r3, r9
 8004936:	4442      	add	r2, r8
 8004938:	4631      	mov	r1, r6
 800493a:	4628      	mov	r0, r5
 800493c:	47b8      	blx	r7
 800493e:	3001      	adds	r0, #1
 8004940:	d1c3      	bne.n	80048ca <_printf_float+0x32e>
 8004942:	e686      	b.n	8004652 <_printf_float+0xb6>
 8004944:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004948:	f1ba 0f01 	cmp.w	sl, #1
 800494c:	dc01      	bgt.n	8004952 <_printf_float+0x3b6>
 800494e:	07db      	lsls	r3, r3, #31
 8004950:	d536      	bpl.n	80049c0 <_printf_float+0x424>
 8004952:	2301      	movs	r3, #1
 8004954:	4642      	mov	r2, r8
 8004956:	4631      	mov	r1, r6
 8004958:	4628      	mov	r0, r5
 800495a:	47b8      	blx	r7
 800495c:	3001      	adds	r0, #1
 800495e:	f43f ae78 	beq.w	8004652 <_printf_float+0xb6>
 8004962:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004966:	4631      	mov	r1, r6
 8004968:	4628      	mov	r0, r5
 800496a:	47b8      	blx	r7
 800496c:	3001      	adds	r0, #1
 800496e:	f43f ae70 	beq.w	8004652 <_printf_float+0xb6>
 8004972:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004976:	2200      	movs	r2, #0
 8004978:	2300      	movs	r3, #0
 800497a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800497e:	f7fc f8cb 	bl	8000b18 <__aeabi_dcmpeq>
 8004982:	b9c0      	cbnz	r0, 80049b6 <_printf_float+0x41a>
 8004984:	4653      	mov	r3, sl
 8004986:	f108 0201 	add.w	r2, r8, #1
 800498a:	4631      	mov	r1, r6
 800498c:	4628      	mov	r0, r5
 800498e:	47b8      	blx	r7
 8004990:	3001      	adds	r0, #1
 8004992:	d10c      	bne.n	80049ae <_printf_float+0x412>
 8004994:	e65d      	b.n	8004652 <_printf_float+0xb6>
 8004996:	2301      	movs	r3, #1
 8004998:	465a      	mov	r2, fp
 800499a:	4631      	mov	r1, r6
 800499c:	4628      	mov	r0, r5
 800499e:	47b8      	blx	r7
 80049a0:	3001      	adds	r0, #1
 80049a2:	f43f ae56 	beq.w	8004652 <_printf_float+0xb6>
 80049a6:	f108 0801 	add.w	r8, r8, #1
 80049aa:	45d0      	cmp	r8, sl
 80049ac:	dbf3      	blt.n	8004996 <_printf_float+0x3fa>
 80049ae:	464b      	mov	r3, r9
 80049b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80049b4:	e6df      	b.n	8004776 <_printf_float+0x1da>
 80049b6:	f04f 0800 	mov.w	r8, #0
 80049ba:	f104 0b1a 	add.w	fp, r4, #26
 80049be:	e7f4      	b.n	80049aa <_printf_float+0x40e>
 80049c0:	2301      	movs	r3, #1
 80049c2:	4642      	mov	r2, r8
 80049c4:	e7e1      	b.n	800498a <_printf_float+0x3ee>
 80049c6:	2301      	movs	r3, #1
 80049c8:	464a      	mov	r2, r9
 80049ca:	4631      	mov	r1, r6
 80049cc:	4628      	mov	r0, r5
 80049ce:	47b8      	blx	r7
 80049d0:	3001      	adds	r0, #1
 80049d2:	f43f ae3e 	beq.w	8004652 <_printf_float+0xb6>
 80049d6:	f108 0801 	add.w	r8, r8, #1
 80049da:	68e3      	ldr	r3, [r4, #12]
 80049dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80049de:	1a5b      	subs	r3, r3, r1
 80049e0:	4543      	cmp	r3, r8
 80049e2:	dcf0      	bgt.n	80049c6 <_printf_float+0x42a>
 80049e4:	e6fc      	b.n	80047e0 <_printf_float+0x244>
 80049e6:	f04f 0800 	mov.w	r8, #0
 80049ea:	f104 0919 	add.w	r9, r4, #25
 80049ee:	e7f4      	b.n	80049da <_printf_float+0x43e>

080049f0 <_printf_common>:
 80049f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049f4:	4616      	mov	r6, r2
 80049f6:	4698      	mov	r8, r3
 80049f8:	688a      	ldr	r2, [r1, #8]
 80049fa:	690b      	ldr	r3, [r1, #16]
 80049fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a00:	4293      	cmp	r3, r2
 8004a02:	bfb8      	it	lt
 8004a04:	4613      	movlt	r3, r2
 8004a06:	6033      	str	r3, [r6, #0]
 8004a08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a0c:	4607      	mov	r7, r0
 8004a0e:	460c      	mov	r4, r1
 8004a10:	b10a      	cbz	r2, 8004a16 <_printf_common+0x26>
 8004a12:	3301      	adds	r3, #1
 8004a14:	6033      	str	r3, [r6, #0]
 8004a16:	6823      	ldr	r3, [r4, #0]
 8004a18:	0699      	lsls	r1, r3, #26
 8004a1a:	bf42      	ittt	mi
 8004a1c:	6833      	ldrmi	r3, [r6, #0]
 8004a1e:	3302      	addmi	r3, #2
 8004a20:	6033      	strmi	r3, [r6, #0]
 8004a22:	6825      	ldr	r5, [r4, #0]
 8004a24:	f015 0506 	ands.w	r5, r5, #6
 8004a28:	d106      	bne.n	8004a38 <_printf_common+0x48>
 8004a2a:	f104 0a19 	add.w	sl, r4, #25
 8004a2e:	68e3      	ldr	r3, [r4, #12]
 8004a30:	6832      	ldr	r2, [r6, #0]
 8004a32:	1a9b      	subs	r3, r3, r2
 8004a34:	42ab      	cmp	r3, r5
 8004a36:	dc26      	bgt.n	8004a86 <_printf_common+0x96>
 8004a38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004a3c:	6822      	ldr	r2, [r4, #0]
 8004a3e:	3b00      	subs	r3, #0
 8004a40:	bf18      	it	ne
 8004a42:	2301      	movne	r3, #1
 8004a44:	0692      	lsls	r2, r2, #26
 8004a46:	d42b      	bmi.n	8004aa0 <_printf_common+0xb0>
 8004a48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004a4c:	4641      	mov	r1, r8
 8004a4e:	4638      	mov	r0, r7
 8004a50:	47c8      	blx	r9
 8004a52:	3001      	adds	r0, #1
 8004a54:	d01e      	beq.n	8004a94 <_printf_common+0xa4>
 8004a56:	6823      	ldr	r3, [r4, #0]
 8004a58:	6922      	ldr	r2, [r4, #16]
 8004a5a:	f003 0306 	and.w	r3, r3, #6
 8004a5e:	2b04      	cmp	r3, #4
 8004a60:	bf02      	ittt	eq
 8004a62:	68e5      	ldreq	r5, [r4, #12]
 8004a64:	6833      	ldreq	r3, [r6, #0]
 8004a66:	1aed      	subeq	r5, r5, r3
 8004a68:	68a3      	ldr	r3, [r4, #8]
 8004a6a:	bf0c      	ite	eq
 8004a6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a70:	2500      	movne	r5, #0
 8004a72:	4293      	cmp	r3, r2
 8004a74:	bfc4      	itt	gt
 8004a76:	1a9b      	subgt	r3, r3, r2
 8004a78:	18ed      	addgt	r5, r5, r3
 8004a7a:	2600      	movs	r6, #0
 8004a7c:	341a      	adds	r4, #26
 8004a7e:	42b5      	cmp	r5, r6
 8004a80:	d11a      	bne.n	8004ab8 <_printf_common+0xc8>
 8004a82:	2000      	movs	r0, #0
 8004a84:	e008      	b.n	8004a98 <_printf_common+0xa8>
 8004a86:	2301      	movs	r3, #1
 8004a88:	4652      	mov	r2, sl
 8004a8a:	4641      	mov	r1, r8
 8004a8c:	4638      	mov	r0, r7
 8004a8e:	47c8      	blx	r9
 8004a90:	3001      	adds	r0, #1
 8004a92:	d103      	bne.n	8004a9c <_printf_common+0xac>
 8004a94:	f04f 30ff 	mov.w	r0, #4294967295
 8004a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a9c:	3501      	adds	r5, #1
 8004a9e:	e7c6      	b.n	8004a2e <_printf_common+0x3e>
 8004aa0:	18e1      	adds	r1, r4, r3
 8004aa2:	1c5a      	adds	r2, r3, #1
 8004aa4:	2030      	movs	r0, #48	@ 0x30
 8004aa6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004aaa:	4422      	add	r2, r4
 8004aac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004ab0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004ab4:	3302      	adds	r3, #2
 8004ab6:	e7c7      	b.n	8004a48 <_printf_common+0x58>
 8004ab8:	2301      	movs	r3, #1
 8004aba:	4622      	mov	r2, r4
 8004abc:	4641      	mov	r1, r8
 8004abe:	4638      	mov	r0, r7
 8004ac0:	47c8      	blx	r9
 8004ac2:	3001      	adds	r0, #1
 8004ac4:	d0e6      	beq.n	8004a94 <_printf_common+0xa4>
 8004ac6:	3601      	adds	r6, #1
 8004ac8:	e7d9      	b.n	8004a7e <_printf_common+0x8e>
	...

08004acc <_printf_i>:
 8004acc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ad0:	7e0f      	ldrb	r7, [r1, #24]
 8004ad2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ad4:	2f78      	cmp	r7, #120	@ 0x78
 8004ad6:	4691      	mov	r9, r2
 8004ad8:	4680      	mov	r8, r0
 8004ada:	460c      	mov	r4, r1
 8004adc:	469a      	mov	sl, r3
 8004ade:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ae2:	d807      	bhi.n	8004af4 <_printf_i+0x28>
 8004ae4:	2f62      	cmp	r7, #98	@ 0x62
 8004ae6:	d80a      	bhi.n	8004afe <_printf_i+0x32>
 8004ae8:	2f00      	cmp	r7, #0
 8004aea:	f000 80d2 	beq.w	8004c92 <_printf_i+0x1c6>
 8004aee:	2f58      	cmp	r7, #88	@ 0x58
 8004af0:	f000 80b9 	beq.w	8004c66 <_printf_i+0x19a>
 8004af4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004af8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004afc:	e03a      	b.n	8004b74 <_printf_i+0xa8>
 8004afe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b02:	2b15      	cmp	r3, #21
 8004b04:	d8f6      	bhi.n	8004af4 <_printf_i+0x28>
 8004b06:	a101      	add	r1, pc, #4	@ (adr r1, 8004b0c <_printf_i+0x40>)
 8004b08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b0c:	08004b65 	.word	0x08004b65
 8004b10:	08004b79 	.word	0x08004b79
 8004b14:	08004af5 	.word	0x08004af5
 8004b18:	08004af5 	.word	0x08004af5
 8004b1c:	08004af5 	.word	0x08004af5
 8004b20:	08004af5 	.word	0x08004af5
 8004b24:	08004b79 	.word	0x08004b79
 8004b28:	08004af5 	.word	0x08004af5
 8004b2c:	08004af5 	.word	0x08004af5
 8004b30:	08004af5 	.word	0x08004af5
 8004b34:	08004af5 	.word	0x08004af5
 8004b38:	08004c79 	.word	0x08004c79
 8004b3c:	08004ba3 	.word	0x08004ba3
 8004b40:	08004c33 	.word	0x08004c33
 8004b44:	08004af5 	.word	0x08004af5
 8004b48:	08004af5 	.word	0x08004af5
 8004b4c:	08004c9b 	.word	0x08004c9b
 8004b50:	08004af5 	.word	0x08004af5
 8004b54:	08004ba3 	.word	0x08004ba3
 8004b58:	08004af5 	.word	0x08004af5
 8004b5c:	08004af5 	.word	0x08004af5
 8004b60:	08004c3b 	.word	0x08004c3b
 8004b64:	6833      	ldr	r3, [r6, #0]
 8004b66:	1d1a      	adds	r2, r3, #4
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	6032      	str	r2, [r6, #0]
 8004b6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004b74:	2301      	movs	r3, #1
 8004b76:	e09d      	b.n	8004cb4 <_printf_i+0x1e8>
 8004b78:	6833      	ldr	r3, [r6, #0]
 8004b7a:	6820      	ldr	r0, [r4, #0]
 8004b7c:	1d19      	adds	r1, r3, #4
 8004b7e:	6031      	str	r1, [r6, #0]
 8004b80:	0606      	lsls	r6, r0, #24
 8004b82:	d501      	bpl.n	8004b88 <_printf_i+0xbc>
 8004b84:	681d      	ldr	r5, [r3, #0]
 8004b86:	e003      	b.n	8004b90 <_printf_i+0xc4>
 8004b88:	0645      	lsls	r5, r0, #25
 8004b8a:	d5fb      	bpl.n	8004b84 <_printf_i+0xb8>
 8004b8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004b90:	2d00      	cmp	r5, #0
 8004b92:	da03      	bge.n	8004b9c <_printf_i+0xd0>
 8004b94:	232d      	movs	r3, #45	@ 0x2d
 8004b96:	426d      	negs	r5, r5
 8004b98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b9c:	4859      	ldr	r0, [pc, #356]	@ (8004d04 <_printf_i+0x238>)
 8004b9e:	230a      	movs	r3, #10
 8004ba0:	e011      	b.n	8004bc6 <_printf_i+0xfa>
 8004ba2:	6821      	ldr	r1, [r4, #0]
 8004ba4:	6833      	ldr	r3, [r6, #0]
 8004ba6:	0608      	lsls	r0, r1, #24
 8004ba8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004bac:	d402      	bmi.n	8004bb4 <_printf_i+0xe8>
 8004bae:	0649      	lsls	r1, r1, #25
 8004bb0:	bf48      	it	mi
 8004bb2:	b2ad      	uxthmi	r5, r5
 8004bb4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004bb6:	4853      	ldr	r0, [pc, #332]	@ (8004d04 <_printf_i+0x238>)
 8004bb8:	6033      	str	r3, [r6, #0]
 8004bba:	bf14      	ite	ne
 8004bbc:	230a      	movne	r3, #10
 8004bbe:	2308      	moveq	r3, #8
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004bc6:	6866      	ldr	r6, [r4, #4]
 8004bc8:	60a6      	str	r6, [r4, #8]
 8004bca:	2e00      	cmp	r6, #0
 8004bcc:	bfa2      	ittt	ge
 8004bce:	6821      	ldrge	r1, [r4, #0]
 8004bd0:	f021 0104 	bicge.w	r1, r1, #4
 8004bd4:	6021      	strge	r1, [r4, #0]
 8004bd6:	b90d      	cbnz	r5, 8004bdc <_printf_i+0x110>
 8004bd8:	2e00      	cmp	r6, #0
 8004bda:	d04b      	beq.n	8004c74 <_printf_i+0x1a8>
 8004bdc:	4616      	mov	r6, r2
 8004bde:	fbb5 f1f3 	udiv	r1, r5, r3
 8004be2:	fb03 5711 	mls	r7, r3, r1, r5
 8004be6:	5dc7      	ldrb	r7, [r0, r7]
 8004be8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004bec:	462f      	mov	r7, r5
 8004bee:	42bb      	cmp	r3, r7
 8004bf0:	460d      	mov	r5, r1
 8004bf2:	d9f4      	bls.n	8004bde <_printf_i+0x112>
 8004bf4:	2b08      	cmp	r3, #8
 8004bf6:	d10b      	bne.n	8004c10 <_printf_i+0x144>
 8004bf8:	6823      	ldr	r3, [r4, #0]
 8004bfa:	07df      	lsls	r7, r3, #31
 8004bfc:	d508      	bpl.n	8004c10 <_printf_i+0x144>
 8004bfe:	6923      	ldr	r3, [r4, #16]
 8004c00:	6861      	ldr	r1, [r4, #4]
 8004c02:	4299      	cmp	r1, r3
 8004c04:	bfde      	ittt	le
 8004c06:	2330      	movle	r3, #48	@ 0x30
 8004c08:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c0c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004c10:	1b92      	subs	r2, r2, r6
 8004c12:	6122      	str	r2, [r4, #16]
 8004c14:	f8cd a000 	str.w	sl, [sp]
 8004c18:	464b      	mov	r3, r9
 8004c1a:	aa03      	add	r2, sp, #12
 8004c1c:	4621      	mov	r1, r4
 8004c1e:	4640      	mov	r0, r8
 8004c20:	f7ff fee6 	bl	80049f0 <_printf_common>
 8004c24:	3001      	adds	r0, #1
 8004c26:	d14a      	bne.n	8004cbe <_printf_i+0x1f2>
 8004c28:	f04f 30ff 	mov.w	r0, #4294967295
 8004c2c:	b004      	add	sp, #16
 8004c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c32:	6823      	ldr	r3, [r4, #0]
 8004c34:	f043 0320 	orr.w	r3, r3, #32
 8004c38:	6023      	str	r3, [r4, #0]
 8004c3a:	4833      	ldr	r0, [pc, #204]	@ (8004d08 <_printf_i+0x23c>)
 8004c3c:	2778      	movs	r7, #120	@ 0x78
 8004c3e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004c42:	6823      	ldr	r3, [r4, #0]
 8004c44:	6831      	ldr	r1, [r6, #0]
 8004c46:	061f      	lsls	r7, r3, #24
 8004c48:	f851 5b04 	ldr.w	r5, [r1], #4
 8004c4c:	d402      	bmi.n	8004c54 <_printf_i+0x188>
 8004c4e:	065f      	lsls	r7, r3, #25
 8004c50:	bf48      	it	mi
 8004c52:	b2ad      	uxthmi	r5, r5
 8004c54:	6031      	str	r1, [r6, #0]
 8004c56:	07d9      	lsls	r1, r3, #31
 8004c58:	bf44      	itt	mi
 8004c5a:	f043 0320 	orrmi.w	r3, r3, #32
 8004c5e:	6023      	strmi	r3, [r4, #0]
 8004c60:	b11d      	cbz	r5, 8004c6a <_printf_i+0x19e>
 8004c62:	2310      	movs	r3, #16
 8004c64:	e7ac      	b.n	8004bc0 <_printf_i+0xf4>
 8004c66:	4827      	ldr	r0, [pc, #156]	@ (8004d04 <_printf_i+0x238>)
 8004c68:	e7e9      	b.n	8004c3e <_printf_i+0x172>
 8004c6a:	6823      	ldr	r3, [r4, #0]
 8004c6c:	f023 0320 	bic.w	r3, r3, #32
 8004c70:	6023      	str	r3, [r4, #0]
 8004c72:	e7f6      	b.n	8004c62 <_printf_i+0x196>
 8004c74:	4616      	mov	r6, r2
 8004c76:	e7bd      	b.n	8004bf4 <_printf_i+0x128>
 8004c78:	6833      	ldr	r3, [r6, #0]
 8004c7a:	6825      	ldr	r5, [r4, #0]
 8004c7c:	6961      	ldr	r1, [r4, #20]
 8004c7e:	1d18      	adds	r0, r3, #4
 8004c80:	6030      	str	r0, [r6, #0]
 8004c82:	062e      	lsls	r6, r5, #24
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	d501      	bpl.n	8004c8c <_printf_i+0x1c0>
 8004c88:	6019      	str	r1, [r3, #0]
 8004c8a:	e002      	b.n	8004c92 <_printf_i+0x1c6>
 8004c8c:	0668      	lsls	r0, r5, #25
 8004c8e:	d5fb      	bpl.n	8004c88 <_printf_i+0x1bc>
 8004c90:	8019      	strh	r1, [r3, #0]
 8004c92:	2300      	movs	r3, #0
 8004c94:	6123      	str	r3, [r4, #16]
 8004c96:	4616      	mov	r6, r2
 8004c98:	e7bc      	b.n	8004c14 <_printf_i+0x148>
 8004c9a:	6833      	ldr	r3, [r6, #0]
 8004c9c:	1d1a      	adds	r2, r3, #4
 8004c9e:	6032      	str	r2, [r6, #0]
 8004ca0:	681e      	ldr	r6, [r3, #0]
 8004ca2:	6862      	ldr	r2, [r4, #4]
 8004ca4:	2100      	movs	r1, #0
 8004ca6:	4630      	mov	r0, r6
 8004ca8:	f7fb faba 	bl	8000220 <memchr>
 8004cac:	b108      	cbz	r0, 8004cb2 <_printf_i+0x1e6>
 8004cae:	1b80      	subs	r0, r0, r6
 8004cb0:	6060      	str	r0, [r4, #4]
 8004cb2:	6863      	ldr	r3, [r4, #4]
 8004cb4:	6123      	str	r3, [r4, #16]
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cbc:	e7aa      	b.n	8004c14 <_printf_i+0x148>
 8004cbe:	6923      	ldr	r3, [r4, #16]
 8004cc0:	4632      	mov	r2, r6
 8004cc2:	4649      	mov	r1, r9
 8004cc4:	4640      	mov	r0, r8
 8004cc6:	47d0      	blx	sl
 8004cc8:	3001      	adds	r0, #1
 8004cca:	d0ad      	beq.n	8004c28 <_printf_i+0x15c>
 8004ccc:	6823      	ldr	r3, [r4, #0]
 8004cce:	079b      	lsls	r3, r3, #30
 8004cd0:	d413      	bmi.n	8004cfa <_printf_i+0x22e>
 8004cd2:	68e0      	ldr	r0, [r4, #12]
 8004cd4:	9b03      	ldr	r3, [sp, #12]
 8004cd6:	4298      	cmp	r0, r3
 8004cd8:	bfb8      	it	lt
 8004cda:	4618      	movlt	r0, r3
 8004cdc:	e7a6      	b.n	8004c2c <_printf_i+0x160>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	4632      	mov	r2, r6
 8004ce2:	4649      	mov	r1, r9
 8004ce4:	4640      	mov	r0, r8
 8004ce6:	47d0      	blx	sl
 8004ce8:	3001      	adds	r0, #1
 8004cea:	d09d      	beq.n	8004c28 <_printf_i+0x15c>
 8004cec:	3501      	adds	r5, #1
 8004cee:	68e3      	ldr	r3, [r4, #12]
 8004cf0:	9903      	ldr	r1, [sp, #12]
 8004cf2:	1a5b      	subs	r3, r3, r1
 8004cf4:	42ab      	cmp	r3, r5
 8004cf6:	dcf2      	bgt.n	8004cde <_printf_i+0x212>
 8004cf8:	e7eb      	b.n	8004cd2 <_printf_i+0x206>
 8004cfa:	2500      	movs	r5, #0
 8004cfc:	f104 0619 	add.w	r6, r4, #25
 8004d00:	e7f5      	b.n	8004cee <_printf_i+0x222>
 8004d02:	bf00      	nop
 8004d04:	08006f0a 	.word	0x08006f0a
 8004d08:	08006f1b 	.word	0x08006f1b

08004d0c <std>:
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	b510      	push	{r4, lr}
 8004d10:	4604      	mov	r4, r0
 8004d12:	e9c0 3300 	strd	r3, r3, [r0]
 8004d16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d1a:	6083      	str	r3, [r0, #8]
 8004d1c:	8181      	strh	r1, [r0, #12]
 8004d1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004d20:	81c2      	strh	r2, [r0, #14]
 8004d22:	6183      	str	r3, [r0, #24]
 8004d24:	4619      	mov	r1, r3
 8004d26:	2208      	movs	r2, #8
 8004d28:	305c      	adds	r0, #92	@ 0x5c
 8004d2a:	f000 f9f9 	bl	8005120 <memset>
 8004d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d64 <std+0x58>)
 8004d30:	6263      	str	r3, [r4, #36]	@ 0x24
 8004d32:	4b0d      	ldr	r3, [pc, #52]	@ (8004d68 <std+0x5c>)
 8004d34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004d36:	4b0d      	ldr	r3, [pc, #52]	@ (8004d6c <std+0x60>)
 8004d38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004d70 <std+0x64>)
 8004d3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8004d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d74 <std+0x68>)
 8004d40:	6224      	str	r4, [r4, #32]
 8004d42:	429c      	cmp	r4, r3
 8004d44:	d006      	beq.n	8004d54 <std+0x48>
 8004d46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004d4a:	4294      	cmp	r4, r2
 8004d4c:	d002      	beq.n	8004d54 <std+0x48>
 8004d4e:	33d0      	adds	r3, #208	@ 0xd0
 8004d50:	429c      	cmp	r4, r3
 8004d52:	d105      	bne.n	8004d60 <std+0x54>
 8004d54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d5c:	f000 ba5c 	b.w	8005218 <__retarget_lock_init_recursive>
 8004d60:	bd10      	pop	{r4, pc}
 8004d62:	bf00      	nop
 8004d64:	08004f71 	.word	0x08004f71
 8004d68:	08004f93 	.word	0x08004f93
 8004d6c:	08004fcb 	.word	0x08004fcb
 8004d70:	08004fef 	.word	0x08004fef
 8004d74:	200002f0 	.word	0x200002f0

08004d78 <stdio_exit_handler>:
 8004d78:	4a02      	ldr	r2, [pc, #8]	@ (8004d84 <stdio_exit_handler+0xc>)
 8004d7a:	4903      	ldr	r1, [pc, #12]	@ (8004d88 <stdio_exit_handler+0x10>)
 8004d7c:	4803      	ldr	r0, [pc, #12]	@ (8004d8c <stdio_exit_handler+0x14>)
 8004d7e:	f000 b869 	b.w	8004e54 <_fwalk_sglue>
 8004d82:	bf00      	nop
 8004d84:	2000000c 	.word	0x2000000c
 8004d88:	08006b49 	.word	0x08006b49
 8004d8c:	2000001c 	.word	0x2000001c

08004d90 <cleanup_stdio>:
 8004d90:	6841      	ldr	r1, [r0, #4]
 8004d92:	4b0c      	ldr	r3, [pc, #48]	@ (8004dc4 <cleanup_stdio+0x34>)
 8004d94:	4299      	cmp	r1, r3
 8004d96:	b510      	push	{r4, lr}
 8004d98:	4604      	mov	r4, r0
 8004d9a:	d001      	beq.n	8004da0 <cleanup_stdio+0x10>
 8004d9c:	f001 fed4 	bl	8006b48 <_fflush_r>
 8004da0:	68a1      	ldr	r1, [r4, #8]
 8004da2:	4b09      	ldr	r3, [pc, #36]	@ (8004dc8 <cleanup_stdio+0x38>)
 8004da4:	4299      	cmp	r1, r3
 8004da6:	d002      	beq.n	8004dae <cleanup_stdio+0x1e>
 8004da8:	4620      	mov	r0, r4
 8004daa:	f001 fecd 	bl	8006b48 <_fflush_r>
 8004dae:	68e1      	ldr	r1, [r4, #12]
 8004db0:	4b06      	ldr	r3, [pc, #24]	@ (8004dcc <cleanup_stdio+0x3c>)
 8004db2:	4299      	cmp	r1, r3
 8004db4:	d004      	beq.n	8004dc0 <cleanup_stdio+0x30>
 8004db6:	4620      	mov	r0, r4
 8004db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004dbc:	f001 bec4 	b.w	8006b48 <_fflush_r>
 8004dc0:	bd10      	pop	{r4, pc}
 8004dc2:	bf00      	nop
 8004dc4:	200002f0 	.word	0x200002f0
 8004dc8:	20000358 	.word	0x20000358
 8004dcc:	200003c0 	.word	0x200003c0

08004dd0 <global_stdio_init.part.0>:
 8004dd0:	b510      	push	{r4, lr}
 8004dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8004e00 <global_stdio_init.part.0+0x30>)
 8004dd4:	4c0b      	ldr	r4, [pc, #44]	@ (8004e04 <global_stdio_init.part.0+0x34>)
 8004dd6:	4a0c      	ldr	r2, [pc, #48]	@ (8004e08 <global_stdio_init.part.0+0x38>)
 8004dd8:	601a      	str	r2, [r3, #0]
 8004dda:	4620      	mov	r0, r4
 8004ddc:	2200      	movs	r2, #0
 8004dde:	2104      	movs	r1, #4
 8004de0:	f7ff ff94 	bl	8004d0c <std>
 8004de4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004de8:	2201      	movs	r2, #1
 8004dea:	2109      	movs	r1, #9
 8004dec:	f7ff ff8e 	bl	8004d0c <std>
 8004df0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004df4:	2202      	movs	r2, #2
 8004df6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004dfa:	2112      	movs	r1, #18
 8004dfc:	f7ff bf86 	b.w	8004d0c <std>
 8004e00:	20000428 	.word	0x20000428
 8004e04:	200002f0 	.word	0x200002f0
 8004e08:	08004d79 	.word	0x08004d79

08004e0c <__sfp_lock_acquire>:
 8004e0c:	4801      	ldr	r0, [pc, #4]	@ (8004e14 <__sfp_lock_acquire+0x8>)
 8004e0e:	f000 ba04 	b.w	800521a <__retarget_lock_acquire_recursive>
 8004e12:	bf00      	nop
 8004e14:	20000431 	.word	0x20000431

08004e18 <__sfp_lock_release>:
 8004e18:	4801      	ldr	r0, [pc, #4]	@ (8004e20 <__sfp_lock_release+0x8>)
 8004e1a:	f000 b9ff 	b.w	800521c <__retarget_lock_release_recursive>
 8004e1e:	bf00      	nop
 8004e20:	20000431 	.word	0x20000431

08004e24 <__sinit>:
 8004e24:	b510      	push	{r4, lr}
 8004e26:	4604      	mov	r4, r0
 8004e28:	f7ff fff0 	bl	8004e0c <__sfp_lock_acquire>
 8004e2c:	6a23      	ldr	r3, [r4, #32]
 8004e2e:	b11b      	cbz	r3, 8004e38 <__sinit+0x14>
 8004e30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e34:	f7ff bff0 	b.w	8004e18 <__sfp_lock_release>
 8004e38:	4b04      	ldr	r3, [pc, #16]	@ (8004e4c <__sinit+0x28>)
 8004e3a:	6223      	str	r3, [r4, #32]
 8004e3c:	4b04      	ldr	r3, [pc, #16]	@ (8004e50 <__sinit+0x2c>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1f5      	bne.n	8004e30 <__sinit+0xc>
 8004e44:	f7ff ffc4 	bl	8004dd0 <global_stdio_init.part.0>
 8004e48:	e7f2      	b.n	8004e30 <__sinit+0xc>
 8004e4a:	bf00      	nop
 8004e4c:	08004d91 	.word	0x08004d91
 8004e50:	20000428 	.word	0x20000428

08004e54 <_fwalk_sglue>:
 8004e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e58:	4607      	mov	r7, r0
 8004e5a:	4688      	mov	r8, r1
 8004e5c:	4614      	mov	r4, r2
 8004e5e:	2600      	movs	r6, #0
 8004e60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e64:	f1b9 0901 	subs.w	r9, r9, #1
 8004e68:	d505      	bpl.n	8004e76 <_fwalk_sglue+0x22>
 8004e6a:	6824      	ldr	r4, [r4, #0]
 8004e6c:	2c00      	cmp	r4, #0
 8004e6e:	d1f7      	bne.n	8004e60 <_fwalk_sglue+0xc>
 8004e70:	4630      	mov	r0, r6
 8004e72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e76:	89ab      	ldrh	r3, [r5, #12]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d907      	bls.n	8004e8c <_fwalk_sglue+0x38>
 8004e7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e80:	3301      	adds	r3, #1
 8004e82:	d003      	beq.n	8004e8c <_fwalk_sglue+0x38>
 8004e84:	4629      	mov	r1, r5
 8004e86:	4638      	mov	r0, r7
 8004e88:	47c0      	blx	r8
 8004e8a:	4306      	orrs	r6, r0
 8004e8c:	3568      	adds	r5, #104	@ 0x68
 8004e8e:	e7e9      	b.n	8004e64 <_fwalk_sglue+0x10>

08004e90 <iprintf>:
 8004e90:	b40f      	push	{r0, r1, r2, r3}
 8004e92:	b507      	push	{r0, r1, r2, lr}
 8004e94:	4906      	ldr	r1, [pc, #24]	@ (8004eb0 <iprintf+0x20>)
 8004e96:	ab04      	add	r3, sp, #16
 8004e98:	6808      	ldr	r0, [r1, #0]
 8004e9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e9e:	6881      	ldr	r1, [r0, #8]
 8004ea0:	9301      	str	r3, [sp, #4]
 8004ea2:	f001 fcb5 	bl	8006810 <_vfiprintf_r>
 8004ea6:	b003      	add	sp, #12
 8004ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004eac:	b004      	add	sp, #16
 8004eae:	4770      	bx	lr
 8004eb0:	20000018 	.word	0x20000018

08004eb4 <_puts_r>:
 8004eb4:	6a03      	ldr	r3, [r0, #32]
 8004eb6:	b570      	push	{r4, r5, r6, lr}
 8004eb8:	6884      	ldr	r4, [r0, #8]
 8004eba:	4605      	mov	r5, r0
 8004ebc:	460e      	mov	r6, r1
 8004ebe:	b90b      	cbnz	r3, 8004ec4 <_puts_r+0x10>
 8004ec0:	f7ff ffb0 	bl	8004e24 <__sinit>
 8004ec4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ec6:	07db      	lsls	r3, r3, #31
 8004ec8:	d405      	bmi.n	8004ed6 <_puts_r+0x22>
 8004eca:	89a3      	ldrh	r3, [r4, #12]
 8004ecc:	0598      	lsls	r0, r3, #22
 8004ece:	d402      	bmi.n	8004ed6 <_puts_r+0x22>
 8004ed0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ed2:	f000 f9a2 	bl	800521a <__retarget_lock_acquire_recursive>
 8004ed6:	89a3      	ldrh	r3, [r4, #12]
 8004ed8:	0719      	lsls	r1, r3, #28
 8004eda:	d502      	bpl.n	8004ee2 <_puts_r+0x2e>
 8004edc:	6923      	ldr	r3, [r4, #16]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d135      	bne.n	8004f4e <_puts_r+0x9a>
 8004ee2:	4621      	mov	r1, r4
 8004ee4:	4628      	mov	r0, r5
 8004ee6:	f000 f8c5 	bl	8005074 <__swsetup_r>
 8004eea:	b380      	cbz	r0, 8004f4e <_puts_r+0x9a>
 8004eec:	f04f 35ff 	mov.w	r5, #4294967295
 8004ef0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ef2:	07da      	lsls	r2, r3, #31
 8004ef4:	d405      	bmi.n	8004f02 <_puts_r+0x4e>
 8004ef6:	89a3      	ldrh	r3, [r4, #12]
 8004ef8:	059b      	lsls	r3, r3, #22
 8004efa:	d402      	bmi.n	8004f02 <_puts_r+0x4e>
 8004efc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004efe:	f000 f98d 	bl	800521c <__retarget_lock_release_recursive>
 8004f02:	4628      	mov	r0, r5
 8004f04:	bd70      	pop	{r4, r5, r6, pc}
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	da04      	bge.n	8004f14 <_puts_r+0x60>
 8004f0a:	69a2      	ldr	r2, [r4, #24]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	dc17      	bgt.n	8004f40 <_puts_r+0x8c>
 8004f10:	290a      	cmp	r1, #10
 8004f12:	d015      	beq.n	8004f40 <_puts_r+0x8c>
 8004f14:	6823      	ldr	r3, [r4, #0]
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	6022      	str	r2, [r4, #0]
 8004f1a:	7019      	strb	r1, [r3, #0]
 8004f1c:	68a3      	ldr	r3, [r4, #8]
 8004f1e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004f22:	3b01      	subs	r3, #1
 8004f24:	60a3      	str	r3, [r4, #8]
 8004f26:	2900      	cmp	r1, #0
 8004f28:	d1ed      	bne.n	8004f06 <_puts_r+0x52>
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	da11      	bge.n	8004f52 <_puts_r+0x9e>
 8004f2e:	4622      	mov	r2, r4
 8004f30:	210a      	movs	r1, #10
 8004f32:	4628      	mov	r0, r5
 8004f34:	f000 f85f 	bl	8004ff6 <__swbuf_r>
 8004f38:	3001      	adds	r0, #1
 8004f3a:	d0d7      	beq.n	8004eec <_puts_r+0x38>
 8004f3c:	250a      	movs	r5, #10
 8004f3e:	e7d7      	b.n	8004ef0 <_puts_r+0x3c>
 8004f40:	4622      	mov	r2, r4
 8004f42:	4628      	mov	r0, r5
 8004f44:	f000 f857 	bl	8004ff6 <__swbuf_r>
 8004f48:	3001      	adds	r0, #1
 8004f4a:	d1e7      	bne.n	8004f1c <_puts_r+0x68>
 8004f4c:	e7ce      	b.n	8004eec <_puts_r+0x38>
 8004f4e:	3e01      	subs	r6, #1
 8004f50:	e7e4      	b.n	8004f1c <_puts_r+0x68>
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	1c5a      	adds	r2, r3, #1
 8004f56:	6022      	str	r2, [r4, #0]
 8004f58:	220a      	movs	r2, #10
 8004f5a:	701a      	strb	r2, [r3, #0]
 8004f5c:	e7ee      	b.n	8004f3c <_puts_r+0x88>
	...

08004f60 <puts>:
 8004f60:	4b02      	ldr	r3, [pc, #8]	@ (8004f6c <puts+0xc>)
 8004f62:	4601      	mov	r1, r0
 8004f64:	6818      	ldr	r0, [r3, #0]
 8004f66:	f7ff bfa5 	b.w	8004eb4 <_puts_r>
 8004f6a:	bf00      	nop
 8004f6c:	20000018 	.word	0x20000018

08004f70 <__sread>:
 8004f70:	b510      	push	{r4, lr}
 8004f72:	460c      	mov	r4, r1
 8004f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f78:	f000 f900 	bl	800517c <_read_r>
 8004f7c:	2800      	cmp	r0, #0
 8004f7e:	bfab      	itete	ge
 8004f80:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004f82:	89a3      	ldrhlt	r3, [r4, #12]
 8004f84:	181b      	addge	r3, r3, r0
 8004f86:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004f8a:	bfac      	ite	ge
 8004f8c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004f8e:	81a3      	strhlt	r3, [r4, #12]
 8004f90:	bd10      	pop	{r4, pc}

08004f92 <__swrite>:
 8004f92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f96:	461f      	mov	r7, r3
 8004f98:	898b      	ldrh	r3, [r1, #12]
 8004f9a:	05db      	lsls	r3, r3, #23
 8004f9c:	4605      	mov	r5, r0
 8004f9e:	460c      	mov	r4, r1
 8004fa0:	4616      	mov	r6, r2
 8004fa2:	d505      	bpl.n	8004fb0 <__swrite+0x1e>
 8004fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fa8:	2302      	movs	r3, #2
 8004faa:	2200      	movs	r2, #0
 8004fac:	f000 f8d4 	bl	8005158 <_lseek_r>
 8004fb0:	89a3      	ldrh	r3, [r4, #12]
 8004fb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004fb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004fba:	81a3      	strh	r3, [r4, #12]
 8004fbc:	4632      	mov	r2, r6
 8004fbe:	463b      	mov	r3, r7
 8004fc0:	4628      	mov	r0, r5
 8004fc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004fc6:	f000 b8eb 	b.w	80051a0 <_write_r>

08004fca <__sseek>:
 8004fca:	b510      	push	{r4, lr}
 8004fcc:	460c      	mov	r4, r1
 8004fce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fd2:	f000 f8c1 	bl	8005158 <_lseek_r>
 8004fd6:	1c43      	adds	r3, r0, #1
 8004fd8:	89a3      	ldrh	r3, [r4, #12]
 8004fda:	bf15      	itete	ne
 8004fdc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004fde:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004fe2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004fe6:	81a3      	strheq	r3, [r4, #12]
 8004fe8:	bf18      	it	ne
 8004fea:	81a3      	strhne	r3, [r4, #12]
 8004fec:	bd10      	pop	{r4, pc}

08004fee <__sclose>:
 8004fee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ff2:	f000 b8a1 	b.w	8005138 <_close_r>

08004ff6 <__swbuf_r>:
 8004ff6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff8:	460e      	mov	r6, r1
 8004ffa:	4614      	mov	r4, r2
 8004ffc:	4605      	mov	r5, r0
 8004ffe:	b118      	cbz	r0, 8005008 <__swbuf_r+0x12>
 8005000:	6a03      	ldr	r3, [r0, #32]
 8005002:	b90b      	cbnz	r3, 8005008 <__swbuf_r+0x12>
 8005004:	f7ff ff0e 	bl	8004e24 <__sinit>
 8005008:	69a3      	ldr	r3, [r4, #24]
 800500a:	60a3      	str	r3, [r4, #8]
 800500c:	89a3      	ldrh	r3, [r4, #12]
 800500e:	071a      	lsls	r2, r3, #28
 8005010:	d501      	bpl.n	8005016 <__swbuf_r+0x20>
 8005012:	6923      	ldr	r3, [r4, #16]
 8005014:	b943      	cbnz	r3, 8005028 <__swbuf_r+0x32>
 8005016:	4621      	mov	r1, r4
 8005018:	4628      	mov	r0, r5
 800501a:	f000 f82b 	bl	8005074 <__swsetup_r>
 800501e:	b118      	cbz	r0, 8005028 <__swbuf_r+0x32>
 8005020:	f04f 37ff 	mov.w	r7, #4294967295
 8005024:	4638      	mov	r0, r7
 8005026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005028:	6823      	ldr	r3, [r4, #0]
 800502a:	6922      	ldr	r2, [r4, #16]
 800502c:	1a98      	subs	r0, r3, r2
 800502e:	6963      	ldr	r3, [r4, #20]
 8005030:	b2f6      	uxtb	r6, r6
 8005032:	4283      	cmp	r3, r0
 8005034:	4637      	mov	r7, r6
 8005036:	dc05      	bgt.n	8005044 <__swbuf_r+0x4e>
 8005038:	4621      	mov	r1, r4
 800503a:	4628      	mov	r0, r5
 800503c:	f001 fd84 	bl	8006b48 <_fflush_r>
 8005040:	2800      	cmp	r0, #0
 8005042:	d1ed      	bne.n	8005020 <__swbuf_r+0x2a>
 8005044:	68a3      	ldr	r3, [r4, #8]
 8005046:	3b01      	subs	r3, #1
 8005048:	60a3      	str	r3, [r4, #8]
 800504a:	6823      	ldr	r3, [r4, #0]
 800504c:	1c5a      	adds	r2, r3, #1
 800504e:	6022      	str	r2, [r4, #0]
 8005050:	701e      	strb	r6, [r3, #0]
 8005052:	6962      	ldr	r2, [r4, #20]
 8005054:	1c43      	adds	r3, r0, #1
 8005056:	429a      	cmp	r2, r3
 8005058:	d004      	beq.n	8005064 <__swbuf_r+0x6e>
 800505a:	89a3      	ldrh	r3, [r4, #12]
 800505c:	07db      	lsls	r3, r3, #31
 800505e:	d5e1      	bpl.n	8005024 <__swbuf_r+0x2e>
 8005060:	2e0a      	cmp	r6, #10
 8005062:	d1df      	bne.n	8005024 <__swbuf_r+0x2e>
 8005064:	4621      	mov	r1, r4
 8005066:	4628      	mov	r0, r5
 8005068:	f001 fd6e 	bl	8006b48 <_fflush_r>
 800506c:	2800      	cmp	r0, #0
 800506e:	d0d9      	beq.n	8005024 <__swbuf_r+0x2e>
 8005070:	e7d6      	b.n	8005020 <__swbuf_r+0x2a>
	...

08005074 <__swsetup_r>:
 8005074:	b538      	push	{r3, r4, r5, lr}
 8005076:	4b29      	ldr	r3, [pc, #164]	@ (800511c <__swsetup_r+0xa8>)
 8005078:	4605      	mov	r5, r0
 800507a:	6818      	ldr	r0, [r3, #0]
 800507c:	460c      	mov	r4, r1
 800507e:	b118      	cbz	r0, 8005088 <__swsetup_r+0x14>
 8005080:	6a03      	ldr	r3, [r0, #32]
 8005082:	b90b      	cbnz	r3, 8005088 <__swsetup_r+0x14>
 8005084:	f7ff fece 	bl	8004e24 <__sinit>
 8005088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800508c:	0719      	lsls	r1, r3, #28
 800508e:	d422      	bmi.n	80050d6 <__swsetup_r+0x62>
 8005090:	06da      	lsls	r2, r3, #27
 8005092:	d407      	bmi.n	80050a4 <__swsetup_r+0x30>
 8005094:	2209      	movs	r2, #9
 8005096:	602a      	str	r2, [r5, #0]
 8005098:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800509c:	81a3      	strh	r3, [r4, #12]
 800509e:	f04f 30ff 	mov.w	r0, #4294967295
 80050a2:	e033      	b.n	800510c <__swsetup_r+0x98>
 80050a4:	0758      	lsls	r0, r3, #29
 80050a6:	d512      	bpl.n	80050ce <__swsetup_r+0x5a>
 80050a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80050aa:	b141      	cbz	r1, 80050be <__swsetup_r+0x4a>
 80050ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80050b0:	4299      	cmp	r1, r3
 80050b2:	d002      	beq.n	80050ba <__swsetup_r+0x46>
 80050b4:	4628      	mov	r0, r5
 80050b6:	f000 feff 	bl	8005eb8 <_free_r>
 80050ba:	2300      	movs	r3, #0
 80050bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80050be:	89a3      	ldrh	r3, [r4, #12]
 80050c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80050c4:	81a3      	strh	r3, [r4, #12]
 80050c6:	2300      	movs	r3, #0
 80050c8:	6063      	str	r3, [r4, #4]
 80050ca:	6923      	ldr	r3, [r4, #16]
 80050cc:	6023      	str	r3, [r4, #0]
 80050ce:	89a3      	ldrh	r3, [r4, #12]
 80050d0:	f043 0308 	orr.w	r3, r3, #8
 80050d4:	81a3      	strh	r3, [r4, #12]
 80050d6:	6923      	ldr	r3, [r4, #16]
 80050d8:	b94b      	cbnz	r3, 80050ee <__swsetup_r+0x7a>
 80050da:	89a3      	ldrh	r3, [r4, #12]
 80050dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80050e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050e4:	d003      	beq.n	80050ee <__swsetup_r+0x7a>
 80050e6:	4621      	mov	r1, r4
 80050e8:	4628      	mov	r0, r5
 80050ea:	f001 fd7b 	bl	8006be4 <__smakebuf_r>
 80050ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050f2:	f013 0201 	ands.w	r2, r3, #1
 80050f6:	d00a      	beq.n	800510e <__swsetup_r+0x9a>
 80050f8:	2200      	movs	r2, #0
 80050fa:	60a2      	str	r2, [r4, #8]
 80050fc:	6962      	ldr	r2, [r4, #20]
 80050fe:	4252      	negs	r2, r2
 8005100:	61a2      	str	r2, [r4, #24]
 8005102:	6922      	ldr	r2, [r4, #16]
 8005104:	b942      	cbnz	r2, 8005118 <__swsetup_r+0xa4>
 8005106:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800510a:	d1c5      	bne.n	8005098 <__swsetup_r+0x24>
 800510c:	bd38      	pop	{r3, r4, r5, pc}
 800510e:	0799      	lsls	r1, r3, #30
 8005110:	bf58      	it	pl
 8005112:	6962      	ldrpl	r2, [r4, #20]
 8005114:	60a2      	str	r2, [r4, #8]
 8005116:	e7f4      	b.n	8005102 <__swsetup_r+0x8e>
 8005118:	2000      	movs	r0, #0
 800511a:	e7f7      	b.n	800510c <__swsetup_r+0x98>
 800511c:	20000018 	.word	0x20000018

08005120 <memset>:
 8005120:	4402      	add	r2, r0
 8005122:	4603      	mov	r3, r0
 8005124:	4293      	cmp	r3, r2
 8005126:	d100      	bne.n	800512a <memset+0xa>
 8005128:	4770      	bx	lr
 800512a:	f803 1b01 	strb.w	r1, [r3], #1
 800512e:	e7f9      	b.n	8005124 <memset+0x4>

08005130 <_localeconv_r>:
 8005130:	4800      	ldr	r0, [pc, #0]	@ (8005134 <_localeconv_r+0x4>)
 8005132:	4770      	bx	lr
 8005134:	20000158 	.word	0x20000158

08005138 <_close_r>:
 8005138:	b538      	push	{r3, r4, r5, lr}
 800513a:	4d06      	ldr	r5, [pc, #24]	@ (8005154 <_close_r+0x1c>)
 800513c:	2300      	movs	r3, #0
 800513e:	4604      	mov	r4, r0
 8005140:	4608      	mov	r0, r1
 8005142:	602b      	str	r3, [r5, #0]
 8005144:	f7fc f9f8 	bl	8001538 <_close>
 8005148:	1c43      	adds	r3, r0, #1
 800514a:	d102      	bne.n	8005152 <_close_r+0x1a>
 800514c:	682b      	ldr	r3, [r5, #0]
 800514e:	b103      	cbz	r3, 8005152 <_close_r+0x1a>
 8005150:	6023      	str	r3, [r4, #0]
 8005152:	bd38      	pop	{r3, r4, r5, pc}
 8005154:	2000042c 	.word	0x2000042c

08005158 <_lseek_r>:
 8005158:	b538      	push	{r3, r4, r5, lr}
 800515a:	4d07      	ldr	r5, [pc, #28]	@ (8005178 <_lseek_r+0x20>)
 800515c:	4604      	mov	r4, r0
 800515e:	4608      	mov	r0, r1
 8005160:	4611      	mov	r1, r2
 8005162:	2200      	movs	r2, #0
 8005164:	602a      	str	r2, [r5, #0]
 8005166:	461a      	mov	r2, r3
 8005168:	f7fc fa0d 	bl	8001586 <_lseek>
 800516c:	1c43      	adds	r3, r0, #1
 800516e:	d102      	bne.n	8005176 <_lseek_r+0x1e>
 8005170:	682b      	ldr	r3, [r5, #0]
 8005172:	b103      	cbz	r3, 8005176 <_lseek_r+0x1e>
 8005174:	6023      	str	r3, [r4, #0]
 8005176:	bd38      	pop	{r3, r4, r5, pc}
 8005178:	2000042c 	.word	0x2000042c

0800517c <_read_r>:
 800517c:	b538      	push	{r3, r4, r5, lr}
 800517e:	4d07      	ldr	r5, [pc, #28]	@ (800519c <_read_r+0x20>)
 8005180:	4604      	mov	r4, r0
 8005182:	4608      	mov	r0, r1
 8005184:	4611      	mov	r1, r2
 8005186:	2200      	movs	r2, #0
 8005188:	602a      	str	r2, [r5, #0]
 800518a:	461a      	mov	r2, r3
 800518c:	f7fc f99b 	bl	80014c6 <_read>
 8005190:	1c43      	adds	r3, r0, #1
 8005192:	d102      	bne.n	800519a <_read_r+0x1e>
 8005194:	682b      	ldr	r3, [r5, #0]
 8005196:	b103      	cbz	r3, 800519a <_read_r+0x1e>
 8005198:	6023      	str	r3, [r4, #0]
 800519a:	bd38      	pop	{r3, r4, r5, pc}
 800519c:	2000042c 	.word	0x2000042c

080051a0 <_write_r>:
 80051a0:	b538      	push	{r3, r4, r5, lr}
 80051a2:	4d07      	ldr	r5, [pc, #28]	@ (80051c0 <_write_r+0x20>)
 80051a4:	4604      	mov	r4, r0
 80051a6:	4608      	mov	r0, r1
 80051a8:	4611      	mov	r1, r2
 80051aa:	2200      	movs	r2, #0
 80051ac:	602a      	str	r2, [r5, #0]
 80051ae:	461a      	mov	r2, r3
 80051b0:	f7fc f9a6 	bl	8001500 <_write>
 80051b4:	1c43      	adds	r3, r0, #1
 80051b6:	d102      	bne.n	80051be <_write_r+0x1e>
 80051b8:	682b      	ldr	r3, [r5, #0]
 80051ba:	b103      	cbz	r3, 80051be <_write_r+0x1e>
 80051bc:	6023      	str	r3, [r4, #0]
 80051be:	bd38      	pop	{r3, r4, r5, pc}
 80051c0:	2000042c 	.word	0x2000042c

080051c4 <__errno>:
 80051c4:	4b01      	ldr	r3, [pc, #4]	@ (80051cc <__errno+0x8>)
 80051c6:	6818      	ldr	r0, [r3, #0]
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	20000018 	.word	0x20000018

080051d0 <__libc_init_array>:
 80051d0:	b570      	push	{r4, r5, r6, lr}
 80051d2:	4d0d      	ldr	r5, [pc, #52]	@ (8005208 <__libc_init_array+0x38>)
 80051d4:	4c0d      	ldr	r4, [pc, #52]	@ (800520c <__libc_init_array+0x3c>)
 80051d6:	1b64      	subs	r4, r4, r5
 80051d8:	10a4      	asrs	r4, r4, #2
 80051da:	2600      	movs	r6, #0
 80051dc:	42a6      	cmp	r6, r4
 80051de:	d109      	bne.n	80051f4 <__libc_init_array+0x24>
 80051e0:	4d0b      	ldr	r5, [pc, #44]	@ (8005210 <__libc_init_array+0x40>)
 80051e2:	4c0c      	ldr	r4, [pc, #48]	@ (8005214 <__libc_init_array+0x44>)
 80051e4:	f001 fe2a 	bl	8006e3c <_init>
 80051e8:	1b64      	subs	r4, r4, r5
 80051ea:	10a4      	asrs	r4, r4, #2
 80051ec:	2600      	movs	r6, #0
 80051ee:	42a6      	cmp	r6, r4
 80051f0:	d105      	bne.n	80051fe <__libc_init_array+0x2e>
 80051f2:	bd70      	pop	{r4, r5, r6, pc}
 80051f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80051f8:	4798      	blx	r3
 80051fa:	3601      	adds	r6, #1
 80051fc:	e7ee      	b.n	80051dc <__libc_init_array+0xc>
 80051fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005202:	4798      	blx	r3
 8005204:	3601      	adds	r6, #1
 8005206:	e7f2      	b.n	80051ee <__libc_init_array+0x1e>
 8005208:	08007270 	.word	0x08007270
 800520c:	08007270 	.word	0x08007270
 8005210:	08007270 	.word	0x08007270
 8005214:	08007274 	.word	0x08007274

08005218 <__retarget_lock_init_recursive>:
 8005218:	4770      	bx	lr

0800521a <__retarget_lock_acquire_recursive>:
 800521a:	4770      	bx	lr

0800521c <__retarget_lock_release_recursive>:
 800521c:	4770      	bx	lr

0800521e <quorem>:
 800521e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005222:	6903      	ldr	r3, [r0, #16]
 8005224:	690c      	ldr	r4, [r1, #16]
 8005226:	42a3      	cmp	r3, r4
 8005228:	4607      	mov	r7, r0
 800522a:	db7e      	blt.n	800532a <quorem+0x10c>
 800522c:	3c01      	subs	r4, #1
 800522e:	f101 0814 	add.w	r8, r1, #20
 8005232:	00a3      	lsls	r3, r4, #2
 8005234:	f100 0514 	add.w	r5, r0, #20
 8005238:	9300      	str	r3, [sp, #0]
 800523a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800523e:	9301      	str	r3, [sp, #4]
 8005240:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005244:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005248:	3301      	adds	r3, #1
 800524a:	429a      	cmp	r2, r3
 800524c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005250:	fbb2 f6f3 	udiv	r6, r2, r3
 8005254:	d32e      	bcc.n	80052b4 <quorem+0x96>
 8005256:	f04f 0a00 	mov.w	sl, #0
 800525a:	46c4      	mov	ip, r8
 800525c:	46ae      	mov	lr, r5
 800525e:	46d3      	mov	fp, sl
 8005260:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005264:	b298      	uxth	r0, r3
 8005266:	fb06 a000 	mla	r0, r6, r0, sl
 800526a:	0c02      	lsrs	r2, r0, #16
 800526c:	0c1b      	lsrs	r3, r3, #16
 800526e:	fb06 2303 	mla	r3, r6, r3, r2
 8005272:	f8de 2000 	ldr.w	r2, [lr]
 8005276:	b280      	uxth	r0, r0
 8005278:	b292      	uxth	r2, r2
 800527a:	1a12      	subs	r2, r2, r0
 800527c:	445a      	add	r2, fp
 800527e:	f8de 0000 	ldr.w	r0, [lr]
 8005282:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005286:	b29b      	uxth	r3, r3
 8005288:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800528c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005290:	b292      	uxth	r2, r2
 8005292:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005296:	45e1      	cmp	r9, ip
 8005298:	f84e 2b04 	str.w	r2, [lr], #4
 800529c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80052a0:	d2de      	bcs.n	8005260 <quorem+0x42>
 80052a2:	9b00      	ldr	r3, [sp, #0]
 80052a4:	58eb      	ldr	r3, [r5, r3]
 80052a6:	b92b      	cbnz	r3, 80052b4 <quorem+0x96>
 80052a8:	9b01      	ldr	r3, [sp, #4]
 80052aa:	3b04      	subs	r3, #4
 80052ac:	429d      	cmp	r5, r3
 80052ae:	461a      	mov	r2, r3
 80052b0:	d32f      	bcc.n	8005312 <quorem+0xf4>
 80052b2:	613c      	str	r4, [r7, #16]
 80052b4:	4638      	mov	r0, r7
 80052b6:	f001 f979 	bl	80065ac <__mcmp>
 80052ba:	2800      	cmp	r0, #0
 80052bc:	db25      	blt.n	800530a <quorem+0xec>
 80052be:	4629      	mov	r1, r5
 80052c0:	2000      	movs	r0, #0
 80052c2:	f858 2b04 	ldr.w	r2, [r8], #4
 80052c6:	f8d1 c000 	ldr.w	ip, [r1]
 80052ca:	fa1f fe82 	uxth.w	lr, r2
 80052ce:	fa1f f38c 	uxth.w	r3, ip
 80052d2:	eba3 030e 	sub.w	r3, r3, lr
 80052d6:	4403      	add	r3, r0
 80052d8:	0c12      	lsrs	r2, r2, #16
 80052da:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80052de:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052e8:	45c1      	cmp	r9, r8
 80052ea:	f841 3b04 	str.w	r3, [r1], #4
 80052ee:	ea4f 4022 	mov.w	r0, r2, asr #16
 80052f2:	d2e6      	bcs.n	80052c2 <quorem+0xa4>
 80052f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80052f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80052fc:	b922      	cbnz	r2, 8005308 <quorem+0xea>
 80052fe:	3b04      	subs	r3, #4
 8005300:	429d      	cmp	r5, r3
 8005302:	461a      	mov	r2, r3
 8005304:	d30b      	bcc.n	800531e <quorem+0x100>
 8005306:	613c      	str	r4, [r7, #16]
 8005308:	3601      	adds	r6, #1
 800530a:	4630      	mov	r0, r6
 800530c:	b003      	add	sp, #12
 800530e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005312:	6812      	ldr	r2, [r2, #0]
 8005314:	3b04      	subs	r3, #4
 8005316:	2a00      	cmp	r2, #0
 8005318:	d1cb      	bne.n	80052b2 <quorem+0x94>
 800531a:	3c01      	subs	r4, #1
 800531c:	e7c6      	b.n	80052ac <quorem+0x8e>
 800531e:	6812      	ldr	r2, [r2, #0]
 8005320:	3b04      	subs	r3, #4
 8005322:	2a00      	cmp	r2, #0
 8005324:	d1ef      	bne.n	8005306 <quorem+0xe8>
 8005326:	3c01      	subs	r4, #1
 8005328:	e7ea      	b.n	8005300 <quorem+0xe2>
 800532a:	2000      	movs	r0, #0
 800532c:	e7ee      	b.n	800530c <quorem+0xee>
	...

08005330 <_dtoa_r>:
 8005330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005334:	69c7      	ldr	r7, [r0, #28]
 8005336:	b099      	sub	sp, #100	@ 0x64
 8005338:	ed8d 0b02 	vstr	d0, [sp, #8]
 800533c:	ec55 4b10 	vmov	r4, r5, d0
 8005340:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005342:	9109      	str	r1, [sp, #36]	@ 0x24
 8005344:	4683      	mov	fp, r0
 8005346:	920e      	str	r2, [sp, #56]	@ 0x38
 8005348:	9313      	str	r3, [sp, #76]	@ 0x4c
 800534a:	b97f      	cbnz	r7, 800536c <_dtoa_r+0x3c>
 800534c:	2010      	movs	r0, #16
 800534e:	f000 fdfd 	bl	8005f4c <malloc>
 8005352:	4602      	mov	r2, r0
 8005354:	f8cb 001c 	str.w	r0, [fp, #28]
 8005358:	b920      	cbnz	r0, 8005364 <_dtoa_r+0x34>
 800535a:	4ba7      	ldr	r3, [pc, #668]	@ (80055f8 <_dtoa_r+0x2c8>)
 800535c:	21ef      	movs	r1, #239	@ 0xef
 800535e:	48a7      	ldr	r0, [pc, #668]	@ (80055fc <_dtoa_r+0x2cc>)
 8005360:	f001 fcbc 	bl	8006cdc <__assert_func>
 8005364:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005368:	6007      	str	r7, [r0, #0]
 800536a:	60c7      	str	r7, [r0, #12]
 800536c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005370:	6819      	ldr	r1, [r3, #0]
 8005372:	b159      	cbz	r1, 800538c <_dtoa_r+0x5c>
 8005374:	685a      	ldr	r2, [r3, #4]
 8005376:	604a      	str	r2, [r1, #4]
 8005378:	2301      	movs	r3, #1
 800537a:	4093      	lsls	r3, r2
 800537c:	608b      	str	r3, [r1, #8]
 800537e:	4658      	mov	r0, fp
 8005380:	f000 feda 	bl	8006138 <_Bfree>
 8005384:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005388:	2200      	movs	r2, #0
 800538a:	601a      	str	r2, [r3, #0]
 800538c:	1e2b      	subs	r3, r5, #0
 800538e:	bfb9      	ittee	lt
 8005390:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005394:	9303      	strlt	r3, [sp, #12]
 8005396:	2300      	movge	r3, #0
 8005398:	6033      	strge	r3, [r6, #0]
 800539a:	9f03      	ldr	r7, [sp, #12]
 800539c:	4b98      	ldr	r3, [pc, #608]	@ (8005600 <_dtoa_r+0x2d0>)
 800539e:	bfbc      	itt	lt
 80053a0:	2201      	movlt	r2, #1
 80053a2:	6032      	strlt	r2, [r6, #0]
 80053a4:	43bb      	bics	r3, r7
 80053a6:	d112      	bne.n	80053ce <_dtoa_r+0x9e>
 80053a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80053aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80053ae:	6013      	str	r3, [r2, #0]
 80053b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80053b4:	4323      	orrs	r3, r4
 80053b6:	f000 854d 	beq.w	8005e54 <_dtoa_r+0xb24>
 80053ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80053bc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005614 <_dtoa_r+0x2e4>
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f000 854f 	beq.w	8005e64 <_dtoa_r+0xb34>
 80053c6:	f10a 0303 	add.w	r3, sl, #3
 80053ca:	f000 bd49 	b.w	8005e60 <_dtoa_r+0xb30>
 80053ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 80053d2:	2200      	movs	r2, #0
 80053d4:	ec51 0b17 	vmov	r0, r1, d7
 80053d8:	2300      	movs	r3, #0
 80053da:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80053de:	f7fb fb9b 	bl	8000b18 <__aeabi_dcmpeq>
 80053e2:	4680      	mov	r8, r0
 80053e4:	b158      	cbz	r0, 80053fe <_dtoa_r+0xce>
 80053e6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80053e8:	2301      	movs	r3, #1
 80053ea:	6013      	str	r3, [r2, #0]
 80053ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80053ee:	b113      	cbz	r3, 80053f6 <_dtoa_r+0xc6>
 80053f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80053f2:	4b84      	ldr	r3, [pc, #528]	@ (8005604 <_dtoa_r+0x2d4>)
 80053f4:	6013      	str	r3, [r2, #0]
 80053f6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005618 <_dtoa_r+0x2e8>
 80053fa:	f000 bd33 	b.w	8005e64 <_dtoa_r+0xb34>
 80053fe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005402:	aa16      	add	r2, sp, #88	@ 0x58
 8005404:	a917      	add	r1, sp, #92	@ 0x5c
 8005406:	4658      	mov	r0, fp
 8005408:	f001 f980 	bl	800670c <__d2b>
 800540c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005410:	4681      	mov	r9, r0
 8005412:	2e00      	cmp	r6, #0
 8005414:	d077      	beq.n	8005506 <_dtoa_r+0x1d6>
 8005416:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005418:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800541c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005420:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005424:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005428:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800542c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005430:	4619      	mov	r1, r3
 8005432:	2200      	movs	r2, #0
 8005434:	4b74      	ldr	r3, [pc, #464]	@ (8005608 <_dtoa_r+0x2d8>)
 8005436:	f7fa ff4f 	bl	80002d8 <__aeabi_dsub>
 800543a:	a369      	add	r3, pc, #420	@ (adr r3, 80055e0 <_dtoa_r+0x2b0>)
 800543c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005440:	f7fb f902 	bl	8000648 <__aeabi_dmul>
 8005444:	a368      	add	r3, pc, #416	@ (adr r3, 80055e8 <_dtoa_r+0x2b8>)
 8005446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544a:	f7fa ff47 	bl	80002dc <__adddf3>
 800544e:	4604      	mov	r4, r0
 8005450:	4630      	mov	r0, r6
 8005452:	460d      	mov	r5, r1
 8005454:	f7fb f88e 	bl	8000574 <__aeabi_i2d>
 8005458:	a365      	add	r3, pc, #404	@ (adr r3, 80055f0 <_dtoa_r+0x2c0>)
 800545a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800545e:	f7fb f8f3 	bl	8000648 <__aeabi_dmul>
 8005462:	4602      	mov	r2, r0
 8005464:	460b      	mov	r3, r1
 8005466:	4620      	mov	r0, r4
 8005468:	4629      	mov	r1, r5
 800546a:	f7fa ff37 	bl	80002dc <__adddf3>
 800546e:	4604      	mov	r4, r0
 8005470:	460d      	mov	r5, r1
 8005472:	f7fb fb99 	bl	8000ba8 <__aeabi_d2iz>
 8005476:	2200      	movs	r2, #0
 8005478:	4607      	mov	r7, r0
 800547a:	2300      	movs	r3, #0
 800547c:	4620      	mov	r0, r4
 800547e:	4629      	mov	r1, r5
 8005480:	f7fb fb54 	bl	8000b2c <__aeabi_dcmplt>
 8005484:	b140      	cbz	r0, 8005498 <_dtoa_r+0x168>
 8005486:	4638      	mov	r0, r7
 8005488:	f7fb f874 	bl	8000574 <__aeabi_i2d>
 800548c:	4622      	mov	r2, r4
 800548e:	462b      	mov	r3, r5
 8005490:	f7fb fb42 	bl	8000b18 <__aeabi_dcmpeq>
 8005494:	b900      	cbnz	r0, 8005498 <_dtoa_r+0x168>
 8005496:	3f01      	subs	r7, #1
 8005498:	2f16      	cmp	r7, #22
 800549a:	d851      	bhi.n	8005540 <_dtoa_r+0x210>
 800549c:	4b5b      	ldr	r3, [pc, #364]	@ (800560c <_dtoa_r+0x2dc>)
 800549e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80054a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80054aa:	f7fb fb3f 	bl	8000b2c <__aeabi_dcmplt>
 80054ae:	2800      	cmp	r0, #0
 80054b0:	d048      	beq.n	8005544 <_dtoa_r+0x214>
 80054b2:	3f01      	subs	r7, #1
 80054b4:	2300      	movs	r3, #0
 80054b6:	9312      	str	r3, [sp, #72]	@ 0x48
 80054b8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80054ba:	1b9b      	subs	r3, r3, r6
 80054bc:	1e5a      	subs	r2, r3, #1
 80054be:	bf44      	itt	mi
 80054c0:	f1c3 0801 	rsbmi	r8, r3, #1
 80054c4:	2300      	movmi	r3, #0
 80054c6:	9208      	str	r2, [sp, #32]
 80054c8:	bf54      	ite	pl
 80054ca:	f04f 0800 	movpl.w	r8, #0
 80054ce:	9308      	strmi	r3, [sp, #32]
 80054d0:	2f00      	cmp	r7, #0
 80054d2:	db39      	blt.n	8005548 <_dtoa_r+0x218>
 80054d4:	9b08      	ldr	r3, [sp, #32]
 80054d6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80054d8:	443b      	add	r3, r7
 80054da:	9308      	str	r3, [sp, #32]
 80054dc:	2300      	movs	r3, #0
 80054de:	930a      	str	r3, [sp, #40]	@ 0x28
 80054e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054e2:	2b09      	cmp	r3, #9
 80054e4:	d864      	bhi.n	80055b0 <_dtoa_r+0x280>
 80054e6:	2b05      	cmp	r3, #5
 80054e8:	bfc4      	itt	gt
 80054ea:	3b04      	subgt	r3, #4
 80054ec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80054ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054f0:	f1a3 0302 	sub.w	r3, r3, #2
 80054f4:	bfcc      	ite	gt
 80054f6:	2400      	movgt	r4, #0
 80054f8:	2401      	movle	r4, #1
 80054fa:	2b03      	cmp	r3, #3
 80054fc:	d863      	bhi.n	80055c6 <_dtoa_r+0x296>
 80054fe:	e8df f003 	tbb	[pc, r3]
 8005502:	372a      	.short	0x372a
 8005504:	5535      	.short	0x5535
 8005506:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800550a:	441e      	add	r6, r3
 800550c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005510:	2b20      	cmp	r3, #32
 8005512:	bfc1      	itttt	gt
 8005514:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005518:	409f      	lslgt	r7, r3
 800551a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800551e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005522:	bfd6      	itet	le
 8005524:	f1c3 0320 	rsble	r3, r3, #32
 8005528:	ea47 0003 	orrgt.w	r0, r7, r3
 800552c:	fa04 f003 	lslle.w	r0, r4, r3
 8005530:	f7fb f810 	bl	8000554 <__aeabi_ui2d>
 8005534:	2201      	movs	r2, #1
 8005536:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800553a:	3e01      	subs	r6, #1
 800553c:	9214      	str	r2, [sp, #80]	@ 0x50
 800553e:	e777      	b.n	8005430 <_dtoa_r+0x100>
 8005540:	2301      	movs	r3, #1
 8005542:	e7b8      	b.n	80054b6 <_dtoa_r+0x186>
 8005544:	9012      	str	r0, [sp, #72]	@ 0x48
 8005546:	e7b7      	b.n	80054b8 <_dtoa_r+0x188>
 8005548:	427b      	negs	r3, r7
 800554a:	930a      	str	r3, [sp, #40]	@ 0x28
 800554c:	2300      	movs	r3, #0
 800554e:	eba8 0807 	sub.w	r8, r8, r7
 8005552:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005554:	e7c4      	b.n	80054e0 <_dtoa_r+0x1b0>
 8005556:	2300      	movs	r3, #0
 8005558:	930b      	str	r3, [sp, #44]	@ 0x2c
 800555a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800555c:	2b00      	cmp	r3, #0
 800555e:	dc35      	bgt.n	80055cc <_dtoa_r+0x29c>
 8005560:	2301      	movs	r3, #1
 8005562:	9300      	str	r3, [sp, #0]
 8005564:	9307      	str	r3, [sp, #28]
 8005566:	461a      	mov	r2, r3
 8005568:	920e      	str	r2, [sp, #56]	@ 0x38
 800556a:	e00b      	b.n	8005584 <_dtoa_r+0x254>
 800556c:	2301      	movs	r3, #1
 800556e:	e7f3      	b.n	8005558 <_dtoa_r+0x228>
 8005570:	2300      	movs	r3, #0
 8005572:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005574:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005576:	18fb      	adds	r3, r7, r3
 8005578:	9300      	str	r3, [sp, #0]
 800557a:	3301      	adds	r3, #1
 800557c:	2b01      	cmp	r3, #1
 800557e:	9307      	str	r3, [sp, #28]
 8005580:	bfb8      	it	lt
 8005582:	2301      	movlt	r3, #1
 8005584:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005588:	2100      	movs	r1, #0
 800558a:	2204      	movs	r2, #4
 800558c:	f102 0514 	add.w	r5, r2, #20
 8005590:	429d      	cmp	r5, r3
 8005592:	d91f      	bls.n	80055d4 <_dtoa_r+0x2a4>
 8005594:	6041      	str	r1, [r0, #4]
 8005596:	4658      	mov	r0, fp
 8005598:	f000 fd8e 	bl	80060b8 <_Balloc>
 800559c:	4682      	mov	sl, r0
 800559e:	2800      	cmp	r0, #0
 80055a0:	d13c      	bne.n	800561c <_dtoa_r+0x2ec>
 80055a2:	4b1b      	ldr	r3, [pc, #108]	@ (8005610 <_dtoa_r+0x2e0>)
 80055a4:	4602      	mov	r2, r0
 80055a6:	f240 11af 	movw	r1, #431	@ 0x1af
 80055aa:	e6d8      	b.n	800535e <_dtoa_r+0x2e>
 80055ac:	2301      	movs	r3, #1
 80055ae:	e7e0      	b.n	8005572 <_dtoa_r+0x242>
 80055b0:	2401      	movs	r4, #1
 80055b2:	2300      	movs	r3, #0
 80055b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80055b6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80055b8:	f04f 33ff 	mov.w	r3, #4294967295
 80055bc:	9300      	str	r3, [sp, #0]
 80055be:	9307      	str	r3, [sp, #28]
 80055c0:	2200      	movs	r2, #0
 80055c2:	2312      	movs	r3, #18
 80055c4:	e7d0      	b.n	8005568 <_dtoa_r+0x238>
 80055c6:	2301      	movs	r3, #1
 80055c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055ca:	e7f5      	b.n	80055b8 <_dtoa_r+0x288>
 80055cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055ce:	9300      	str	r3, [sp, #0]
 80055d0:	9307      	str	r3, [sp, #28]
 80055d2:	e7d7      	b.n	8005584 <_dtoa_r+0x254>
 80055d4:	3101      	adds	r1, #1
 80055d6:	0052      	lsls	r2, r2, #1
 80055d8:	e7d8      	b.n	800558c <_dtoa_r+0x25c>
 80055da:	bf00      	nop
 80055dc:	f3af 8000 	nop.w
 80055e0:	636f4361 	.word	0x636f4361
 80055e4:	3fd287a7 	.word	0x3fd287a7
 80055e8:	8b60c8b3 	.word	0x8b60c8b3
 80055ec:	3fc68a28 	.word	0x3fc68a28
 80055f0:	509f79fb 	.word	0x509f79fb
 80055f4:	3fd34413 	.word	0x3fd34413
 80055f8:	08006f39 	.word	0x08006f39
 80055fc:	08006f50 	.word	0x08006f50
 8005600:	7ff00000 	.word	0x7ff00000
 8005604:	08006f09 	.word	0x08006f09
 8005608:	3ff80000 	.word	0x3ff80000
 800560c:	08007048 	.word	0x08007048
 8005610:	08006fa8 	.word	0x08006fa8
 8005614:	08006f35 	.word	0x08006f35
 8005618:	08006f08 	.word	0x08006f08
 800561c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005620:	6018      	str	r0, [r3, #0]
 8005622:	9b07      	ldr	r3, [sp, #28]
 8005624:	2b0e      	cmp	r3, #14
 8005626:	f200 80a4 	bhi.w	8005772 <_dtoa_r+0x442>
 800562a:	2c00      	cmp	r4, #0
 800562c:	f000 80a1 	beq.w	8005772 <_dtoa_r+0x442>
 8005630:	2f00      	cmp	r7, #0
 8005632:	dd33      	ble.n	800569c <_dtoa_r+0x36c>
 8005634:	4bad      	ldr	r3, [pc, #692]	@ (80058ec <_dtoa_r+0x5bc>)
 8005636:	f007 020f 	and.w	r2, r7, #15
 800563a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800563e:	ed93 7b00 	vldr	d7, [r3]
 8005642:	05f8      	lsls	r0, r7, #23
 8005644:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005648:	ea4f 1427 	mov.w	r4, r7, asr #4
 800564c:	d516      	bpl.n	800567c <_dtoa_r+0x34c>
 800564e:	4ba8      	ldr	r3, [pc, #672]	@ (80058f0 <_dtoa_r+0x5c0>)
 8005650:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005654:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005658:	f7fb f920 	bl	800089c <__aeabi_ddiv>
 800565c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005660:	f004 040f 	and.w	r4, r4, #15
 8005664:	2603      	movs	r6, #3
 8005666:	4da2      	ldr	r5, [pc, #648]	@ (80058f0 <_dtoa_r+0x5c0>)
 8005668:	b954      	cbnz	r4, 8005680 <_dtoa_r+0x350>
 800566a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800566e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005672:	f7fb f913 	bl	800089c <__aeabi_ddiv>
 8005676:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800567a:	e028      	b.n	80056ce <_dtoa_r+0x39e>
 800567c:	2602      	movs	r6, #2
 800567e:	e7f2      	b.n	8005666 <_dtoa_r+0x336>
 8005680:	07e1      	lsls	r1, r4, #31
 8005682:	d508      	bpl.n	8005696 <_dtoa_r+0x366>
 8005684:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005688:	e9d5 2300 	ldrd	r2, r3, [r5]
 800568c:	f7fa ffdc 	bl	8000648 <__aeabi_dmul>
 8005690:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005694:	3601      	adds	r6, #1
 8005696:	1064      	asrs	r4, r4, #1
 8005698:	3508      	adds	r5, #8
 800569a:	e7e5      	b.n	8005668 <_dtoa_r+0x338>
 800569c:	f000 80d2 	beq.w	8005844 <_dtoa_r+0x514>
 80056a0:	427c      	negs	r4, r7
 80056a2:	4b92      	ldr	r3, [pc, #584]	@ (80058ec <_dtoa_r+0x5bc>)
 80056a4:	4d92      	ldr	r5, [pc, #584]	@ (80058f0 <_dtoa_r+0x5c0>)
 80056a6:	f004 020f 	and.w	r2, r4, #15
 80056aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056b6:	f7fa ffc7 	bl	8000648 <__aeabi_dmul>
 80056ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056be:	1124      	asrs	r4, r4, #4
 80056c0:	2300      	movs	r3, #0
 80056c2:	2602      	movs	r6, #2
 80056c4:	2c00      	cmp	r4, #0
 80056c6:	f040 80b2 	bne.w	800582e <_dtoa_r+0x4fe>
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d1d3      	bne.n	8005676 <_dtoa_r+0x346>
 80056ce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80056d0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f000 80b7 	beq.w	8005848 <_dtoa_r+0x518>
 80056da:	4b86      	ldr	r3, [pc, #536]	@ (80058f4 <_dtoa_r+0x5c4>)
 80056dc:	2200      	movs	r2, #0
 80056de:	4620      	mov	r0, r4
 80056e0:	4629      	mov	r1, r5
 80056e2:	f7fb fa23 	bl	8000b2c <__aeabi_dcmplt>
 80056e6:	2800      	cmp	r0, #0
 80056e8:	f000 80ae 	beq.w	8005848 <_dtoa_r+0x518>
 80056ec:	9b07      	ldr	r3, [sp, #28]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	f000 80aa 	beq.w	8005848 <_dtoa_r+0x518>
 80056f4:	9b00      	ldr	r3, [sp, #0]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	dd37      	ble.n	800576a <_dtoa_r+0x43a>
 80056fa:	1e7b      	subs	r3, r7, #1
 80056fc:	9304      	str	r3, [sp, #16]
 80056fe:	4620      	mov	r0, r4
 8005700:	4b7d      	ldr	r3, [pc, #500]	@ (80058f8 <_dtoa_r+0x5c8>)
 8005702:	2200      	movs	r2, #0
 8005704:	4629      	mov	r1, r5
 8005706:	f7fa ff9f 	bl	8000648 <__aeabi_dmul>
 800570a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800570e:	9c00      	ldr	r4, [sp, #0]
 8005710:	3601      	adds	r6, #1
 8005712:	4630      	mov	r0, r6
 8005714:	f7fa ff2e 	bl	8000574 <__aeabi_i2d>
 8005718:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800571c:	f7fa ff94 	bl	8000648 <__aeabi_dmul>
 8005720:	4b76      	ldr	r3, [pc, #472]	@ (80058fc <_dtoa_r+0x5cc>)
 8005722:	2200      	movs	r2, #0
 8005724:	f7fa fdda 	bl	80002dc <__adddf3>
 8005728:	4605      	mov	r5, r0
 800572a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800572e:	2c00      	cmp	r4, #0
 8005730:	f040 808d 	bne.w	800584e <_dtoa_r+0x51e>
 8005734:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005738:	4b71      	ldr	r3, [pc, #452]	@ (8005900 <_dtoa_r+0x5d0>)
 800573a:	2200      	movs	r2, #0
 800573c:	f7fa fdcc 	bl	80002d8 <__aeabi_dsub>
 8005740:	4602      	mov	r2, r0
 8005742:	460b      	mov	r3, r1
 8005744:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005748:	462a      	mov	r2, r5
 800574a:	4633      	mov	r3, r6
 800574c:	f7fb fa0c 	bl	8000b68 <__aeabi_dcmpgt>
 8005750:	2800      	cmp	r0, #0
 8005752:	f040 828b 	bne.w	8005c6c <_dtoa_r+0x93c>
 8005756:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800575a:	462a      	mov	r2, r5
 800575c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005760:	f7fb f9e4 	bl	8000b2c <__aeabi_dcmplt>
 8005764:	2800      	cmp	r0, #0
 8005766:	f040 8128 	bne.w	80059ba <_dtoa_r+0x68a>
 800576a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800576e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005772:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005774:	2b00      	cmp	r3, #0
 8005776:	f2c0 815a 	blt.w	8005a2e <_dtoa_r+0x6fe>
 800577a:	2f0e      	cmp	r7, #14
 800577c:	f300 8157 	bgt.w	8005a2e <_dtoa_r+0x6fe>
 8005780:	4b5a      	ldr	r3, [pc, #360]	@ (80058ec <_dtoa_r+0x5bc>)
 8005782:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005786:	ed93 7b00 	vldr	d7, [r3]
 800578a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800578c:	2b00      	cmp	r3, #0
 800578e:	ed8d 7b00 	vstr	d7, [sp]
 8005792:	da03      	bge.n	800579c <_dtoa_r+0x46c>
 8005794:	9b07      	ldr	r3, [sp, #28]
 8005796:	2b00      	cmp	r3, #0
 8005798:	f340 8101 	ble.w	800599e <_dtoa_r+0x66e>
 800579c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80057a0:	4656      	mov	r6, sl
 80057a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057a6:	4620      	mov	r0, r4
 80057a8:	4629      	mov	r1, r5
 80057aa:	f7fb f877 	bl	800089c <__aeabi_ddiv>
 80057ae:	f7fb f9fb 	bl	8000ba8 <__aeabi_d2iz>
 80057b2:	4680      	mov	r8, r0
 80057b4:	f7fa fede 	bl	8000574 <__aeabi_i2d>
 80057b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057bc:	f7fa ff44 	bl	8000648 <__aeabi_dmul>
 80057c0:	4602      	mov	r2, r0
 80057c2:	460b      	mov	r3, r1
 80057c4:	4620      	mov	r0, r4
 80057c6:	4629      	mov	r1, r5
 80057c8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80057cc:	f7fa fd84 	bl	80002d8 <__aeabi_dsub>
 80057d0:	f806 4b01 	strb.w	r4, [r6], #1
 80057d4:	9d07      	ldr	r5, [sp, #28]
 80057d6:	eba6 040a 	sub.w	r4, r6, sl
 80057da:	42a5      	cmp	r5, r4
 80057dc:	4602      	mov	r2, r0
 80057de:	460b      	mov	r3, r1
 80057e0:	f040 8117 	bne.w	8005a12 <_dtoa_r+0x6e2>
 80057e4:	f7fa fd7a 	bl	80002dc <__adddf3>
 80057e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057ec:	4604      	mov	r4, r0
 80057ee:	460d      	mov	r5, r1
 80057f0:	f7fb f9ba 	bl	8000b68 <__aeabi_dcmpgt>
 80057f4:	2800      	cmp	r0, #0
 80057f6:	f040 80f9 	bne.w	80059ec <_dtoa_r+0x6bc>
 80057fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057fe:	4620      	mov	r0, r4
 8005800:	4629      	mov	r1, r5
 8005802:	f7fb f989 	bl	8000b18 <__aeabi_dcmpeq>
 8005806:	b118      	cbz	r0, 8005810 <_dtoa_r+0x4e0>
 8005808:	f018 0f01 	tst.w	r8, #1
 800580c:	f040 80ee 	bne.w	80059ec <_dtoa_r+0x6bc>
 8005810:	4649      	mov	r1, r9
 8005812:	4658      	mov	r0, fp
 8005814:	f000 fc90 	bl	8006138 <_Bfree>
 8005818:	2300      	movs	r3, #0
 800581a:	7033      	strb	r3, [r6, #0]
 800581c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800581e:	3701      	adds	r7, #1
 8005820:	601f      	str	r7, [r3, #0]
 8005822:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005824:	2b00      	cmp	r3, #0
 8005826:	f000 831d 	beq.w	8005e64 <_dtoa_r+0xb34>
 800582a:	601e      	str	r6, [r3, #0]
 800582c:	e31a      	b.n	8005e64 <_dtoa_r+0xb34>
 800582e:	07e2      	lsls	r2, r4, #31
 8005830:	d505      	bpl.n	800583e <_dtoa_r+0x50e>
 8005832:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005836:	f7fa ff07 	bl	8000648 <__aeabi_dmul>
 800583a:	3601      	adds	r6, #1
 800583c:	2301      	movs	r3, #1
 800583e:	1064      	asrs	r4, r4, #1
 8005840:	3508      	adds	r5, #8
 8005842:	e73f      	b.n	80056c4 <_dtoa_r+0x394>
 8005844:	2602      	movs	r6, #2
 8005846:	e742      	b.n	80056ce <_dtoa_r+0x39e>
 8005848:	9c07      	ldr	r4, [sp, #28]
 800584a:	9704      	str	r7, [sp, #16]
 800584c:	e761      	b.n	8005712 <_dtoa_r+0x3e2>
 800584e:	4b27      	ldr	r3, [pc, #156]	@ (80058ec <_dtoa_r+0x5bc>)
 8005850:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005852:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005856:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800585a:	4454      	add	r4, sl
 800585c:	2900      	cmp	r1, #0
 800585e:	d053      	beq.n	8005908 <_dtoa_r+0x5d8>
 8005860:	4928      	ldr	r1, [pc, #160]	@ (8005904 <_dtoa_r+0x5d4>)
 8005862:	2000      	movs	r0, #0
 8005864:	f7fb f81a 	bl	800089c <__aeabi_ddiv>
 8005868:	4633      	mov	r3, r6
 800586a:	462a      	mov	r2, r5
 800586c:	f7fa fd34 	bl	80002d8 <__aeabi_dsub>
 8005870:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005874:	4656      	mov	r6, sl
 8005876:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800587a:	f7fb f995 	bl	8000ba8 <__aeabi_d2iz>
 800587e:	4605      	mov	r5, r0
 8005880:	f7fa fe78 	bl	8000574 <__aeabi_i2d>
 8005884:	4602      	mov	r2, r0
 8005886:	460b      	mov	r3, r1
 8005888:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800588c:	f7fa fd24 	bl	80002d8 <__aeabi_dsub>
 8005890:	3530      	adds	r5, #48	@ 0x30
 8005892:	4602      	mov	r2, r0
 8005894:	460b      	mov	r3, r1
 8005896:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800589a:	f806 5b01 	strb.w	r5, [r6], #1
 800589e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80058a2:	f7fb f943 	bl	8000b2c <__aeabi_dcmplt>
 80058a6:	2800      	cmp	r0, #0
 80058a8:	d171      	bne.n	800598e <_dtoa_r+0x65e>
 80058aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058ae:	4911      	ldr	r1, [pc, #68]	@ (80058f4 <_dtoa_r+0x5c4>)
 80058b0:	2000      	movs	r0, #0
 80058b2:	f7fa fd11 	bl	80002d8 <__aeabi_dsub>
 80058b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80058ba:	f7fb f937 	bl	8000b2c <__aeabi_dcmplt>
 80058be:	2800      	cmp	r0, #0
 80058c0:	f040 8095 	bne.w	80059ee <_dtoa_r+0x6be>
 80058c4:	42a6      	cmp	r6, r4
 80058c6:	f43f af50 	beq.w	800576a <_dtoa_r+0x43a>
 80058ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80058ce:	4b0a      	ldr	r3, [pc, #40]	@ (80058f8 <_dtoa_r+0x5c8>)
 80058d0:	2200      	movs	r2, #0
 80058d2:	f7fa feb9 	bl	8000648 <__aeabi_dmul>
 80058d6:	4b08      	ldr	r3, [pc, #32]	@ (80058f8 <_dtoa_r+0x5c8>)
 80058d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80058dc:	2200      	movs	r2, #0
 80058de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058e2:	f7fa feb1 	bl	8000648 <__aeabi_dmul>
 80058e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058ea:	e7c4      	b.n	8005876 <_dtoa_r+0x546>
 80058ec:	08007048 	.word	0x08007048
 80058f0:	08007020 	.word	0x08007020
 80058f4:	3ff00000 	.word	0x3ff00000
 80058f8:	40240000 	.word	0x40240000
 80058fc:	401c0000 	.word	0x401c0000
 8005900:	40140000 	.word	0x40140000
 8005904:	3fe00000 	.word	0x3fe00000
 8005908:	4631      	mov	r1, r6
 800590a:	4628      	mov	r0, r5
 800590c:	f7fa fe9c 	bl	8000648 <__aeabi_dmul>
 8005910:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005914:	9415      	str	r4, [sp, #84]	@ 0x54
 8005916:	4656      	mov	r6, sl
 8005918:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800591c:	f7fb f944 	bl	8000ba8 <__aeabi_d2iz>
 8005920:	4605      	mov	r5, r0
 8005922:	f7fa fe27 	bl	8000574 <__aeabi_i2d>
 8005926:	4602      	mov	r2, r0
 8005928:	460b      	mov	r3, r1
 800592a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800592e:	f7fa fcd3 	bl	80002d8 <__aeabi_dsub>
 8005932:	3530      	adds	r5, #48	@ 0x30
 8005934:	f806 5b01 	strb.w	r5, [r6], #1
 8005938:	4602      	mov	r2, r0
 800593a:	460b      	mov	r3, r1
 800593c:	42a6      	cmp	r6, r4
 800593e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005942:	f04f 0200 	mov.w	r2, #0
 8005946:	d124      	bne.n	8005992 <_dtoa_r+0x662>
 8005948:	4bac      	ldr	r3, [pc, #688]	@ (8005bfc <_dtoa_r+0x8cc>)
 800594a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800594e:	f7fa fcc5 	bl	80002dc <__adddf3>
 8005952:	4602      	mov	r2, r0
 8005954:	460b      	mov	r3, r1
 8005956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800595a:	f7fb f905 	bl	8000b68 <__aeabi_dcmpgt>
 800595e:	2800      	cmp	r0, #0
 8005960:	d145      	bne.n	80059ee <_dtoa_r+0x6be>
 8005962:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005966:	49a5      	ldr	r1, [pc, #660]	@ (8005bfc <_dtoa_r+0x8cc>)
 8005968:	2000      	movs	r0, #0
 800596a:	f7fa fcb5 	bl	80002d8 <__aeabi_dsub>
 800596e:	4602      	mov	r2, r0
 8005970:	460b      	mov	r3, r1
 8005972:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005976:	f7fb f8d9 	bl	8000b2c <__aeabi_dcmplt>
 800597a:	2800      	cmp	r0, #0
 800597c:	f43f aef5 	beq.w	800576a <_dtoa_r+0x43a>
 8005980:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005982:	1e73      	subs	r3, r6, #1
 8005984:	9315      	str	r3, [sp, #84]	@ 0x54
 8005986:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800598a:	2b30      	cmp	r3, #48	@ 0x30
 800598c:	d0f8      	beq.n	8005980 <_dtoa_r+0x650>
 800598e:	9f04      	ldr	r7, [sp, #16]
 8005990:	e73e      	b.n	8005810 <_dtoa_r+0x4e0>
 8005992:	4b9b      	ldr	r3, [pc, #620]	@ (8005c00 <_dtoa_r+0x8d0>)
 8005994:	f7fa fe58 	bl	8000648 <__aeabi_dmul>
 8005998:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800599c:	e7bc      	b.n	8005918 <_dtoa_r+0x5e8>
 800599e:	d10c      	bne.n	80059ba <_dtoa_r+0x68a>
 80059a0:	4b98      	ldr	r3, [pc, #608]	@ (8005c04 <_dtoa_r+0x8d4>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80059a8:	f7fa fe4e 	bl	8000648 <__aeabi_dmul>
 80059ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059b0:	f7fb f8d0 	bl	8000b54 <__aeabi_dcmpge>
 80059b4:	2800      	cmp	r0, #0
 80059b6:	f000 8157 	beq.w	8005c68 <_dtoa_r+0x938>
 80059ba:	2400      	movs	r4, #0
 80059bc:	4625      	mov	r5, r4
 80059be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80059c0:	43db      	mvns	r3, r3
 80059c2:	9304      	str	r3, [sp, #16]
 80059c4:	4656      	mov	r6, sl
 80059c6:	2700      	movs	r7, #0
 80059c8:	4621      	mov	r1, r4
 80059ca:	4658      	mov	r0, fp
 80059cc:	f000 fbb4 	bl	8006138 <_Bfree>
 80059d0:	2d00      	cmp	r5, #0
 80059d2:	d0dc      	beq.n	800598e <_dtoa_r+0x65e>
 80059d4:	b12f      	cbz	r7, 80059e2 <_dtoa_r+0x6b2>
 80059d6:	42af      	cmp	r7, r5
 80059d8:	d003      	beq.n	80059e2 <_dtoa_r+0x6b2>
 80059da:	4639      	mov	r1, r7
 80059dc:	4658      	mov	r0, fp
 80059de:	f000 fbab 	bl	8006138 <_Bfree>
 80059e2:	4629      	mov	r1, r5
 80059e4:	4658      	mov	r0, fp
 80059e6:	f000 fba7 	bl	8006138 <_Bfree>
 80059ea:	e7d0      	b.n	800598e <_dtoa_r+0x65e>
 80059ec:	9704      	str	r7, [sp, #16]
 80059ee:	4633      	mov	r3, r6
 80059f0:	461e      	mov	r6, r3
 80059f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80059f6:	2a39      	cmp	r2, #57	@ 0x39
 80059f8:	d107      	bne.n	8005a0a <_dtoa_r+0x6da>
 80059fa:	459a      	cmp	sl, r3
 80059fc:	d1f8      	bne.n	80059f0 <_dtoa_r+0x6c0>
 80059fe:	9a04      	ldr	r2, [sp, #16]
 8005a00:	3201      	adds	r2, #1
 8005a02:	9204      	str	r2, [sp, #16]
 8005a04:	2230      	movs	r2, #48	@ 0x30
 8005a06:	f88a 2000 	strb.w	r2, [sl]
 8005a0a:	781a      	ldrb	r2, [r3, #0]
 8005a0c:	3201      	adds	r2, #1
 8005a0e:	701a      	strb	r2, [r3, #0]
 8005a10:	e7bd      	b.n	800598e <_dtoa_r+0x65e>
 8005a12:	4b7b      	ldr	r3, [pc, #492]	@ (8005c00 <_dtoa_r+0x8d0>)
 8005a14:	2200      	movs	r2, #0
 8005a16:	f7fa fe17 	bl	8000648 <__aeabi_dmul>
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	4604      	mov	r4, r0
 8005a20:	460d      	mov	r5, r1
 8005a22:	f7fb f879 	bl	8000b18 <__aeabi_dcmpeq>
 8005a26:	2800      	cmp	r0, #0
 8005a28:	f43f aebb 	beq.w	80057a2 <_dtoa_r+0x472>
 8005a2c:	e6f0      	b.n	8005810 <_dtoa_r+0x4e0>
 8005a2e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005a30:	2a00      	cmp	r2, #0
 8005a32:	f000 80db 	beq.w	8005bec <_dtoa_r+0x8bc>
 8005a36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a38:	2a01      	cmp	r2, #1
 8005a3a:	f300 80bf 	bgt.w	8005bbc <_dtoa_r+0x88c>
 8005a3e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005a40:	2a00      	cmp	r2, #0
 8005a42:	f000 80b7 	beq.w	8005bb4 <_dtoa_r+0x884>
 8005a46:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005a4a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005a4c:	4646      	mov	r6, r8
 8005a4e:	9a08      	ldr	r2, [sp, #32]
 8005a50:	2101      	movs	r1, #1
 8005a52:	441a      	add	r2, r3
 8005a54:	4658      	mov	r0, fp
 8005a56:	4498      	add	r8, r3
 8005a58:	9208      	str	r2, [sp, #32]
 8005a5a:	f000 fc21 	bl	80062a0 <__i2b>
 8005a5e:	4605      	mov	r5, r0
 8005a60:	b15e      	cbz	r6, 8005a7a <_dtoa_r+0x74a>
 8005a62:	9b08      	ldr	r3, [sp, #32]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	dd08      	ble.n	8005a7a <_dtoa_r+0x74a>
 8005a68:	42b3      	cmp	r3, r6
 8005a6a:	9a08      	ldr	r2, [sp, #32]
 8005a6c:	bfa8      	it	ge
 8005a6e:	4633      	movge	r3, r6
 8005a70:	eba8 0803 	sub.w	r8, r8, r3
 8005a74:	1af6      	subs	r6, r6, r3
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	9308      	str	r3, [sp, #32]
 8005a7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a7c:	b1f3      	cbz	r3, 8005abc <_dtoa_r+0x78c>
 8005a7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	f000 80b7 	beq.w	8005bf4 <_dtoa_r+0x8c4>
 8005a86:	b18c      	cbz	r4, 8005aac <_dtoa_r+0x77c>
 8005a88:	4629      	mov	r1, r5
 8005a8a:	4622      	mov	r2, r4
 8005a8c:	4658      	mov	r0, fp
 8005a8e:	f000 fcc7 	bl	8006420 <__pow5mult>
 8005a92:	464a      	mov	r2, r9
 8005a94:	4601      	mov	r1, r0
 8005a96:	4605      	mov	r5, r0
 8005a98:	4658      	mov	r0, fp
 8005a9a:	f000 fc17 	bl	80062cc <__multiply>
 8005a9e:	4649      	mov	r1, r9
 8005aa0:	9004      	str	r0, [sp, #16]
 8005aa2:	4658      	mov	r0, fp
 8005aa4:	f000 fb48 	bl	8006138 <_Bfree>
 8005aa8:	9b04      	ldr	r3, [sp, #16]
 8005aaa:	4699      	mov	r9, r3
 8005aac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005aae:	1b1a      	subs	r2, r3, r4
 8005ab0:	d004      	beq.n	8005abc <_dtoa_r+0x78c>
 8005ab2:	4649      	mov	r1, r9
 8005ab4:	4658      	mov	r0, fp
 8005ab6:	f000 fcb3 	bl	8006420 <__pow5mult>
 8005aba:	4681      	mov	r9, r0
 8005abc:	2101      	movs	r1, #1
 8005abe:	4658      	mov	r0, fp
 8005ac0:	f000 fbee 	bl	80062a0 <__i2b>
 8005ac4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ac6:	4604      	mov	r4, r0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	f000 81cf 	beq.w	8005e6c <_dtoa_r+0xb3c>
 8005ace:	461a      	mov	r2, r3
 8005ad0:	4601      	mov	r1, r0
 8005ad2:	4658      	mov	r0, fp
 8005ad4:	f000 fca4 	bl	8006420 <__pow5mult>
 8005ad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	4604      	mov	r4, r0
 8005ade:	f300 8095 	bgt.w	8005c0c <_dtoa_r+0x8dc>
 8005ae2:	9b02      	ldr	r3, [sp, #8]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f040 8087 	bne.w	8005bf8 <_dtoa_r+0x8c8>
 8005aea:	9b03      	ldr	r3, [sp, #12]
 8005aec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f040 8089 	bne.w	8005c08 <_dtoa_r+0x8d8>
 8005af6:	9b03      	ldr	r3, [sp, #12]
 8005af8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005afc:	0d1b      	lsrs	r3, r3, #20
 8005afe:	051b      	lsls	r3, r3, #20
 8005b00:	b12b      	cbz	r3, 8005b0e <_dtoa_r+0x7de>
 8005b02:	9b08      	ldr	r3, [sp, #32]
 8005b04:	3301      	adds	r3, #1
 8005b06:	9308      	str	r3, [sp, #32]
 8005b08:	f108 0801 	add.w	r8, r8, #1
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	f000 81b0 	beq.w	8005e78 <_dtoa_r+0xb48>
 8005b18:	6923      	ldr	r3, [r4, #16]
 8005b1a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005b1e:	6918      	ldr	r0, [r3, #16]
 8005b20:	f000 fb72 	bl	8006208 <__hi0bits>
 8005b24:	f1c0 0020 	rsb	r0, r0, #32
 8005b28:	9b08      	ldr	r3, [sp, #32]
 8005b2a:	4418      	add	r0, r3
 8005b2c:	f010 001f 	ands.w	r0, r0, #31
 8005b30:	d077      	beq.n	8005c22 <_dtoa_r+0x8f2>
 8005b32:	f1c0 0320 	rsb	r3, r0, #32
 8005b36:	2b04      	cmp	r3, #4
 8005b38:	dd6b      	ble.n	8005c12 <_dtoa_r+0x8e2>
 8005b3a:	9b08      	ldr	r3, [sp, #32]
 8005b3c:	f1c0 001c 	rsb	r0, r0, #28
 8005b40:	4403      	add	r3, r0
 8005b42:	4480      	add	r8, r0
 8005b44:	4406      	add	r6, r0
 8005b46:	9308      	str	r3, [sp, #32]
 8005b48:	f1b8 0f00 	cmp.w	r8, #0
 8005b4c:	dd05      	ble.n	8005b5a <_dtoa_r+0x82a>
 8005b4e:	4649      	mov	r1, r9
 8005b50:	4642      	mov	r2, r8
 8005b52:	4658      	mov	r0, fp
 8005b54:	f000 fcbe 	bl	80064d4 <__lshift>
 8005b58:	4681      	mov	r9, r0
 8005b5a:	9b08      	ldr	r3, [sp, #32]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	dd05      	ble.n	8005b6c <_dtoa_r+0x83c>
 8005b60:	4621      	mov	r1, r4
 8005b62:	461a      	mov	r2, r3
 8005b64:	4658      	mov	r0, fp
 8005b66:	f000 fcb5 	bl	80064d4 <__lshift>
 8005b6a:	4604      	mov	r4, r0
 8005b6c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d059      	beq.n	8005c26 <_dtoa_r+0x8f6>
 8005b72:	4621      	mov	r1, r4
 8005b74:	4648      	mov	r0, r9
 8005b76:	f000 fd19 	bl	80065ac <__mcmp>
 8005b7a:	2800      	cmp	r0, #0
 8005b7c:	da53      	bge.n	8005c26 <_dtoa_r+0x8f6>
 8005b7e:	1e7b      	subs	r3, r7, #1
 8005b80:	9304      	str	r3, [sp, #16]
 8005b82:	4649      	mov	r1, r9
 8005b84:	2300      	movs	r3, #0
 8005b86:	220a      	movs	r2, #10
 8005b88:	4658      	mov	r0, fp
 8005b8a:	f000 faf7 	bl	800617c <__multadd>
 8005b8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b90:	4681      	mov	r9, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	f000 8172 	beq.w	8005e7c <_dtoa_r+0xb4c>
 8005b98:	2300      	movs	r3, #0
 8005b9a:	4629      	mov	r1, r5
 8005b9c:	220a      	movs	r2, #10
 8005b9e:	4658      	mov	r0, fp
 8005ba0:	f000 faec 	bl	800617c <__multadd>
 8005ba4:	9b00      	ldr	r3, [sp, #0]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	4605      	mov	r5, r0
 8005baa:	dc67      	bgt.n	8005c7c <_dtoa_r+0x94c>
 8005bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	dc41      	bgt.n	8005c36 <_dtoa_r+0x906>
 8005bb2:	e063      	b.n	8005c7c <_dtoa_r+0x94c>
 8005bb4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005bb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005bba:	e746      	b.n	8005a4a <_dtoa_r+0x71a>
 8005bbc:	9b07      	ldr	r3, [sp, #28]
 8005bbe:	1e5c      	subs	r4, r3, #1
 8005bc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bc2:	42a3      	cmp	r3, r4
 8005bc4:	bfbf      	itttt	lt
 8005bc6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005bc8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005bca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005bcc:	1ae3      	sublt	r3, r4, r3
 8005bce:	bfb4      	ite	lt
 8005bd0:	18d2      	addlt	r2, r2, r3
 8005bd2:	1b1c      	subge	r4, r3, r4
 8005bd4:	9b07      	ldr	r3, [sp, #28]
 8005bd6:	bfbc      	itt	lt
 8005bd8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005bda:	2400      	movlt	r4, #0
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	bfb5      	itete	lt
 8005be0:	eba8 0603 	sublt.w	r6, r8, r3
 8005be4:	9b07      	ldrge	r3, [sp, #28]
 8005be6:	2300      	movlt	r3, #0
 8005be8:	4646      	movge	r6, r8
 8005bea:	e730      	b.n	8005a4e <_dtoa_r+0x71e>
 8005bec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005bee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005bf0:	4646      	mov	r6, r8
 8005bf2:	e735      	b.n	8005a60 <_dtoa_r+0x730>
 8005bf4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005bf6:	e75c      	b.n	8005ab2 <_dtoa_r+0x782>
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	e788      	b.n	8005b0e <_dtoa_r+0x7de>
 8005bfc:	3fe00000 	.word	0x3fe00000
 8005c00:	40240000 	.word	0x40240000
 8005c04:	40140000 	.word	0x40140000
 8005c08:	9b02      	ldr	r3, [sp, #8]
 8005c0a:	e780      	b.n	8005b0e <_dtoa_r+0x7de>
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c10:	e782      	b.n	8005b18 <_dtoa_r+0x7e8>
 8005c12:	d099      	beq.n	8005b48 <_dtoa_r+0x818>
 8005c14:	9a08      	ldr	r2, [sp, #32]
 8005c16:	331c      	adds	r3, #28
 8005c18:	441a      	add	r2, r3
 8005c1a:	4498      	add	r8, r3
 8005c1c:	441e      	add	r6, r3
 8005c1e:	9208      	str	r2, [sp, #32]
 8005c20:	e792      	b.n	8005b48 <_dtoa_r+0x818>
 8005c22:	4603      	mov	r3, r0
 8005c24:	e7f6      	b.n	8005c14 <_dtoa_r+0x8e4>
 8005c26:	9b07      	ldr	r3, [sp, #28]
 8005c28:	9704      	str	r7, [sp, #16]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	dc20      	bgt.n	8005c70 <_dtoa_r+0x940>
 8005c2e:	9300      	str	r3, [sp, #0]
 8005c30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	dd1e      	ble.n	8005c74 <_dtoa_r+0x944>
 8005c36:	9b00      	ldr	r3, [sp, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	f47f aec0 	bne.w	80059be <_dtoa_r+0x68e>
 8005c3e:	4621      	mov	r1, r4
 8005c40:	2205      	movs	r2, #5
 8005c42:	4658      	mov	r0, fp
 8005c44:	f000 fa9a 	bl	800617c <__multadd>
 8005c48:	4601      	mov	r1, r0
 8005c4a:	4604      	mov	r4, r0
 8005c4c:	4648      	mov	r0, r9
 8005c4e:	f000 fcad 	bl	80065ac <__mcmp>
 8005c52:	2800      	cmp	r0, #0
 8005c54:	f77f aeb3 	ble.w	80059be <_dtoa_r+0x68e>
 8005c58:	4656      	mov	r6, sl
 8005c5a:	2331      	movs	r3, #49	@ 0x31
 8005c5c:	f806 3b01 	strb.w	r3, [r6], #1
 8005c60:	9b04      	ldr	r3, [sp, #16]
 8005c62:	3301      	adds	r3, #1
 8005c64:	9304      	str	r3, [sp, #16]
 8005c66:	e6ae      	b.n	80059c6 <_dtoa_r+0x696>
 8005c68:	9c07      	ldr	r4, [sp, #28]
 8005c6a:	9704      	str	r7, [sp, #16]
 8005c6c:	4625      	mov	r5, r4
 8005c6e:	e7f3      	b.n	8005c58 <_dtoa_r+0x928>
 8005c70:	9b07      	ldr	r3, [sp, #28]
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	f000 8104 	beq.w	8005e84 <_dtoa_r+0xb54>
 8005c7c:	2e00      	cmp	r6, #0
 8005c7e:	dd05      	ble.n	8005c8c <_dtoa_r+0x95c>
 8005c80:	4629      	mov	r1, r5
 8005c82:	4632      	mov	r2, r6
 8005c84:	4658      	mov	r0, fp
 8005c86:	f000 fc25 	bl	80064d4 <__lshift>
 8005c8a:	4605      	mov	r5, r0
 8005c8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d05a      	beq.n	8005d48 <_dtoa_r+0xa18>
 8005c92:	6869      	ldr	r1, [r5, #4]
 8005c94:	4658      	mov	r0, fp
 8005c96:	f000 fa0f 	bl	80060b8 <_Balloc>
 8005c9a:	4606      	mov	r6, r0
 8005c9c:	b928      	cbnz	r0, 8005caa <_dtoa_r+0x97a>
 8005c9e:	4b84      	ldr	r3, [pc, #528]	@ (8005eb0 <_dtoa_r+0xb80>)
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005ca6:	f7ff bb5a 	b.w	800535e <_dtoa_r+0x2e>
 8005caa:	692a      	ldr	r2, [r5, #16]
 8005cac:	3202      	adds	r2, #2
 8005cae:	0092      	lsls	r2, r2, #2
 8005cb0:	f105 010c 	add.w	r1, r5, #12
 8005cb4:	300c      	adds	r0, #12
 8005cb6:	f001 f803 	bl	8006cc0 <memcpy>
 8005cba:	2201      	movs	r2, #1
 8005cbc:	4631      	mov	r1, r6
 8005cbe:	4658      	mov	r0, fp
 8005cc0:	f000 fc08 	bl	80064d4 <__lshift>
 8005cc4:	f10a 0301 	add.w	r3, sl, #1
 8005cc8:	9307      	str	r3, [sp, #28]
 8005cca:	9b00      	ldr	r3, [sp, #0]
 8005ccc:	4453      	add	r3, sl
 8005cce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005cd0:	9b02      	ldr	r3, [sp, #8]
 8005cd2:	f003 0301 	and.w	r3, r3, #1
 8005cd6:	462f      	mov	r7, r5
 8005cd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cda:	4605      	mov	r5, r0
 8005cdc:	9b07      	ldr	r3, [sp, #28]
 8005cde:	4621      	mov	r1, r4
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	4648      	mov	r0, r9
 8005ce4:	9300      	str	r3, [sp, #0]
 8005ce6:	f7ff fa9a 	bl	800521e <quorem>
 8005cea:	4639      	mov	r1, r7
 8005cec:	9002      	str	r0, [sp, #8]
 8005cee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005cf2:	4648      	mov	r0, r9
 8005cf4:	f000 fc5a 	bl	80065ac <__mcmp>
 8005cf8:	462a      	mov	r2, r5
 8005cfa:	9008      	str	r0, [sp, #32]
 8005cfc:	4621      	mov	r1, r4
 8005cfe:	4658      	mov	r0, fp
 8005d00:	f000 fc70 	bl	80065e4 <__mdiff>
 8005d04:	68c2      	ldr	r2, [r0, #12]
 8005d06:	4606      	mov	r6, r0
 8005d08:	bb02      	cbnz	r2, 8005d4c <_dtoa_r+0xa1c>
 8005d0a:	4601      	mov	r1, r0
 8005d0c:	4648      	mov	r0, r9
 8005d0e:	f000 fc4d 	bl	80065ac <__mcmp>
 8005d12:	4602      	mov	r2, r0
 8005d14:	4631      	mov	r1, r6
 8005d16:	4658      	mov	r0, fp
 8005d18:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d1a:	f000 fa0d 	bl	8006138 <_Bfree>
 8005d1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005d22:	9e07      	ldr	r6, [sp, #28]
 8005d24:	ea43 0102 	orr.w	r1, r3, r2
 8005d28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d2a:	4319      	orrs	r1, r3
 8005d2c:	d110      	bne.n	8005d50 <_dtoa_r+0xa20>
 8005d2e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005d32:	d029      	beq.n	8005d88 <_dtoa_r+0xa58>
 8005d34:	9b08      	ldr	r3, [sp, #32]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	dd02      	ble.n	8005d40 <_dtoa_r+0xa10>
 8005d3a:	9b02      	ldr	r3, [sp, #8]
 8005d3c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005d40:	9b00      	ldr	r3, [sp, #0]
 8005d42:	f883 8000 	strb.w	r8, [r3]
 8005d46:	e63f      	b.n	80059c8 <_dtoa_r+0x698>
 8005d48:	4628      	mov	r0, r5
 8005d4a:	e7bb      	b.n	8005cc4 <_dtoa_r+0x994>
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	e7e1      	b.n	8005d14 <_dtoa_r+0x9e4>
 8005d50:	9b08      	ldr	r3, [sp, #32]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	db04      	blt.n	8005d60 <_dtoa_r+0xa30>
 8005d56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d58:	430b      	orrs	r3, r1
 8005d5a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d5c:	430b      	orrs	r3, r1
 8005d5e:	d120      	bne.n	8005da2 <_dtoa_r+0xa72>
 8005d60:	2a00      	cmp	r2, #0
 8005d62:	dded      	ble.n	8005d40 <_dtoa_r+0xa10>
 8005d64:	4649      	mov	r1, r9
 8005d66:	2201      	movs	r2, #1
 8005d68:	4658      	mov	r0, fp
 8005d6a:	f000 fbb3 	bl	80064d4 <__lshift>
 8005d6e:	4621      	mov	r1, r4
 8005d70:	4681      	mov	r9, r0
 8005d72:	f000 fc1b 	bl	80065ac <__mcmp>
 8005d76:	2800      	cmp	r0, #0
 8005d78:	dc03      	bgt.n	8005d82 <_dtoa_r+0xa52>
 8005d7a:	d1e1      	bne.n	8005d40 <_dtoa_r+0xa10>
 8005d7c:	f018 0f01 	tst.w	r8, #1
 8005d80:	d0de      	beq.n	8005d40 <_dtoa_r+0xa10>
 8005d82:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005d86:	d1d8      	bne.n	8005d3a <_dtoa_r+0xa0a>
 8005d88:	9a00      	ldr	r2, [sp, #0]
 8005d8a:	2339      	movs	r3, #57	@ 0x39
 8005d8c:	7013      	strb	r3, [r2, #0]
 8005d8e:	4633      	mov	r3, r6
 8005d90:	461e      	mov	r6, r3
 8005d92:	3b01      	subs	r3, #1
 8005d94:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005d98:	2a39      	cmp	r2, #57	@ 0x39
 8005d9a:	d052      	beq.n	8005e42 <_dtoa_r+0xb12>
 8005d9c:	3201      	adds	r2, #1
 8005d9e:	701a      	strb	r2, [r3, #0]
 8005da0:	e612      	b.n	80059c8 <_dtoa_r+0x698>
 8005da2:	2a00      	cmp	r2, #0
 8005da4:	dd07      	ble.n	8005db6 <_dtoa_r+0xa86>
 8005da6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005daa:	d0ed      	beq.n	8005d88 <_dtoa_r+0xa58>
 8005dac:	9a00      	ldr	r2, [sp, #0]
 8005dae:	f108 0301 	add.w	r3, r8, #1
 8005db2:	7013      	strb	r3, [r2, #0]
 8005db4:	e608      	b.n	80059c8 <_dtoa_r+0x698>
 8005db6:	9b07      	ldr	r3, [sp, #28]
 8005db8:	9a07      	ldr	r2, [sp, #28]
 8005dba:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005dbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d028      	beq.n	8005e16 <_dtoa_r+0xae6>
 8005dc4:	4649      	mov	r1, r9
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	220a      	movs	r2, #10
 8005dca:	4658      	mov	r0, fp
 8005dcc:	f000 f9d6 	bl	800617c <__multadd>
 8005dd0:	42af      	cmp	r7, r5
 8005dd2:	4681      	mov	r9, r0
 8005dd4:	f04f 0300 	mov.w	r3, #0
 8005dd8:	f04f 020a 	mov.w	r2, #10
 8005ddc:	4639      	mov	r1, r7
 8005dde:	4658      	mov	r0, fp
 8005de0:	d107      	bne.n	8005df2 <_dtoa_r+0xac2>
 8005de2:	f000 f9cb 	bl	800617c <__multadd>
 8005de6:	4607      	mov	r7, r0
 8005de8:	4605      	mov	r5, r0
 8005dea:	9b07      	ldr	r3, [sp, #28]
 8005dec:	3301      	adds	r3, #1
 8005dee:	9307      	str	r3, [sp, #28]
 8005df0:	e774      	b.n	8005cdc <_dtoa_r+0x9ac>
 8005df2:	f000 f9c3 	bl	800617c <__multadd>
 8005df6:	4629      	mov	r1, r5
 8005df8:	4607      	mov	r7, r0
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	220a      	movs	r2, #10
 8005dfe:	4658      	mov	r0, fp
 8005e00:	f000 f9bc 	bl	800617c <__multadd>
 8005e04:	4605      	mov	r5, r0
 8005e06:	e7f0      	b.n	8005dea <_dtoa_r+0xaba>
 8005e08:	9b00      	ldr	r3, [sp, #0]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	bfcc      	ite	gt
 8005e0e:	461e      	movgt	r6, r3
 8005e10:	2601      	movle	r6, #1
 8005e12:	4456      	add	r6, sl
 8005e14:	2700      	movs	r7, #0
 8005e16:	4649      	mov	r1, r9
 8005e18:	2201      	movs	r2, #1
 8005e1a:	4658      	mov	r0, fp
 8005e1c:	f000 fb5a 	bl	80064d4 <__lshift>
 8005e20:	4621      	mov	r1, r4
 8005e22:	4681      	mov	r9, r0
 8005e24:	f000 fbc2 	bl	80065ac <__mcmp>
 8005e28:	2800      	cmp	r0, #0
 8005e2a:	dcb0      	bgt.n	8005d8e <_dtoa_r+0xa5e>
 8005e2c:	d102      	bne.n	8005e34 <_dtoa_r+0xb04>
 8005e2e:	f018 0f01 	tst.w	r8, #1
 8005e32:	d1ac      	bne.n	8005d8e <_dtoa_r+0xa5e>
 8005e34:	4633      	mov	r3, r6
 8005e36:	461e      	mov	r6, r3
 8005e38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e3c:	2a30      	cmp	r2, #48	@ 0x30
 8005e3e:	d0fa      	beq.n	8005e36 <_dtoa_r+0xb06>
 8005e40:	e5c2      	b.n	80059c8 <_dtoa_r+0x698>
 8005e42:	459a      	cmp	sl, r3
 8005e44:	d1a4      	bne.n	8005d90 <_dtoa_r+0xa60>
 8005e46:	9b04      	ldr	r3, [sp, #16]
 8005e48:	3301      	adds	r3, #1
 8005e4a:	9304      	str	r3, [sp, #16]
 8005e4c:	2331      	movs	r3, #49	@ 0x31
 8005e4e:	f88a 3000 	strb.w	r3, [sl]
 8005e52:	e5b9      	b.n	80059c8 <_dtoa_r+0x698>
 8005e54:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005e56:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005eb4 <_dtoa_r+0xb84>
 8005e5a:	b11b      	cbz	r3, 8005e64 <_dtoa_r+0xb34>
 8005e5c:	f10a 0308 	add.w	r3, sl, #8
 8005e60:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005e62:	6013      	str	r3, [r2, #0]
 8005e64:	4650      	mov	r0, sl
 8005e66:	b019      	add	sp, #100	@ 0x64
 8005e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	f77f ae37 	ble.w	8005ae2 <_dtoa_r+0x7b2>
 8005e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e76:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e78:	2001      	movs	r0, #1
 8005e7a:	e655      	b.n	8005b28 <_dtoa_r+0x7f8>
 8005e7c:	9b00      	ldr	r3, [sp, #0]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	f77f aed6 	ble.w	8005c30 <_dtoa_r+0x900>
 8005e84:	4656      	mov	r6, sl
 8005e86:	4621      	mov	r1, r4
 8005e88:	4648      	mov	r0, r9
 8005e8a:	f7ff f9c8 	bl	800521e <quorem>
 8005e8e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005e92:	f806 8b01 	strb.w	r8, [r6], #1
 8005e96:	9b00      	ldr	r3, [sp, #0]
 8005e98:	eba6 020a 	sub.w	r2, r6, sl
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	ddb3      	ble.n	8005e08 <_dtoa_r+0xad8>
 8005ea0:	4649      	mov	r1, r9
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	220a      	movs	r2, #10
 8005ea6:	4658      	mov	r0, fp
 8005ea8:	f000 f968 	bl	800617c <__multadd>
 8005eac:	4681      	mov	r9, r0
 8005eae:	e7ea      	b.n	8005e86 <_dtoa_r+0xb56>
 8005eb0:	08006fa8 	.word	0x08006fa8
 8005eb4:	08006f2c 	.word	0x08006f2c

08005eb8 <_free_r>:
 8005eb8:	b538      	push	{r3, r4, r5, lr}
 8005eba:	4605      	mov	r5, r0
 8005ebc:	2900      	cmp	r1, #0
 8005ebe:	d041      	beq.n	8005f44 <_free_r+0x8c>
 8005ec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ec4:	1f0c      	subs	r4, r1, #4
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	bfb8      	it	lt
 8005eca:	18e4      	addlt	r4, r4, r3
 8005ecc:	f000 f8e8 	bl	80060a0 <__malloc_lock>
 8005ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8005f48 <_free_r+0x90>)
 8005ed2:	6813      	ldr	r3, [r2, #0]
 8005ed4:	b933      	cbnz	r3, 8005ee4 <_free_r+0x2c>
 8005ed6:	6063      	str	r3, [r4, #4]
 8005ed8:	6014      	str	r4, [r2, #0]
 8005eda:	4628      	mov	r0, r5
 8005edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ee0:	f000 b8e4 	b.w	80060ac <__malloc_unlock>
 8005ee4:	42a3      	cmp	r3, r4
 8005ee6:	d908      	bls.n	8005efa <_free_r+0x42>
 8005ee8:	6820      	ldr	r0, [r4, #0]
 8005eea:	1821      	adds	r1, r4, r0
 8005eec:	428b      	cmp	r3, r1
 8005eee:	bf01      	itttt	eq
 8005ef0:	6819      	ldreq	r1, [r3, #0]
 8005ef2:	685b      	ldreq	r3, [r3, #4]
 8005ef4:	1809      	addeq	r1, r1, r0
 8005ef6:	6021      	streq	r1, [r4, #0]
 8005ef8:	e7ed      	b.n	8005ed6 <_free_r+0x1e>
 8005efa:	461a      	mov	r2, r3
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	b10b      	cbz	r3, 8005f04 <_free_r+0x4c>
 8005f00:	42a3      	cmp	r3, r4
 8005f02:	d9fa      	bls.n	8005efa <_free_r+0x42>
 8005f04:	6811      	ldr	r1, [r2, #0]
 8005f06:	1850      	adds	r0, r2, r1
 8005f08:	42a0      	cmp	r0, r4
 8005f0a:	d10b      	bne.n	8005f24 <_free_r+0x6c>
 8005f0c:	6820      	ldr	r0, [r4, #0]
 8005f0e:	4401      	add	r1, r0
 8005f10:	1850      	adds	r0, r2, r1
 8005f12:	4283      	cmp	r3, r0
 8005f14:	6011      	str	r1, [r2, #0]
 8005f16:	d1e0      	bne.n	8005eda <_free_r+0x22>
 8005f18:	6818      	ldr	r0, [r3, #0]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	6053      	str	r3, [r2, #4]
 8005f1e:	4408      	add	r0, r1
 8005f20:	6010      	str	r0, [r2, #0]
 8005f22:	e7da      	b.n	8005eda <_free_r+0x22>
 8005f24:	d902      	bls.n	8005f2c <_free_r+0x74>
 8005f26:	230c      	movs	r3, #12
 8005f28:	602b      	str	r3, [r5, #0]
 8005f2a:	e7d6      	b.n	8005eda <_free_r+0x22>
 8005f2c:	6820      	ldr	r0, [r4, #0]
 8005f2e:	1821      	adds	r1, r4, r0
 8005f30:	428b      	cmp	r3, r1
 8005f32:	bf04      	itt	eq
 8005f34:	6819      	ldreq	r1, [r3, #0]
 8005f36:	685b      	ldreq	r3, [r3, #4]
 8005f38:	6063      	str	r3, [r4, #4]
 8005f3a:	bf04      	itt	eq
 8005f3c:	1809      	addeq	r1, r1, r0
 8005f3e:	6021      	streq	r1, [r4, #0]
 8005f40:	6054      	str	r4, [r2, #4]
 8005f42:	e7ca      	b.n	8005eda <_free_r+0x22>
 8005f44:	bd38      	pop	{r3, r4, r5, pc}
 8005f46:	bf00      	nop
 8005f48:	20000438 	.word	0x20000438

08005f4c <malloc>:
 8005f4c:	4b02      	ldr	r3, [pc, #8]	@ (8005f58 <malloc+0xc>)
 8005f4e:	4601      	mov	r1, r0
 8005f50:	6818      	ldr	r0, [r3, #0]
 8005f52:	f000 b825 	b.w	8005fa0 <_malloc_r>
 8005f56:	bf00      	nop
 8005f58:	20000018 	.word	0x20000018

08005f5c <sbrk_aligned>:
 8005f5c:	b570      	push	{r4, r5, r6, lr}
 8005f5e:	4e0f      	ldr	r6, [pc, #60]	@ (8005f9c <sbrk_aligned+0x40>)
 8005f60:	460c      	mov	r4, r1
 8005f62:	6831      	ldr	r1, [r6, #0]
 8005f64:	4605      	mov	r5, r0
 8005f66:	b911      	cbnz	r1, 8005f6e <sbrk_aligned+0x12>
 8005f68:	f000 fe9a 	bl	8006ca0 <_sbrk_r>
 8005f6c:	6030      	str	r0, [r6, #0]
 8005f6e:	4621      	mov	r1, r4
 8005f70:	4628      	mov	r0, r5
 8005f72:	f000 fe95 	bl	8006ca0 <_sbrk_r>
 8005f76:	1c43      	adds	r3, r0, #1
 8005f78:	d103      	bne.n	8005f82 <sbrk_aligned+0x26>
 8005f7a:	f04f 34ff 	mov.w	r4, #4294967295
 8005f7e:	4620      	mov	r0, r4
 8005f80:	bd70      	pop	{r4, r5, r6, pc}
 8005f82:	1cc4      	adds	r4, r0, #3
 8005f84:	f024 0403 	bic.w	r4, r4, #3
 8005f88:	42a0      	cmp	r0, r4
 8005f8a:	d0f8      	beq.n	8005f7e <sbrk_aligned+0x22>
 8005f8c:	1a21      	subs	r1, r4, r0
 8005f8e:	4628      	mov	r0, r5
 8005f90:	f000 fe86 	bl	8006ca0 <_sbrk_r>
 8005f94:	3001      	adds	r0, #1
 8005f96:	d1f2      	bne.n	8005f7e <sbrk_aligned+0x22>
 8005f98:	e7ef      	b.n	8005f7a <sbrk_aligned+0x1e>
 8005f9a:	bf00      	nop
 8005f9c:	20000434 	.word	0x20000434

08005fa0 <_malloc_r>:
 8005fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fa4:	1ccd      	adds	r5, r1, #3
 8005fa6:	f025 0503 	bic.w	r5, r5, #3
 8005faa:	3508      	adds	r5, #8
 8005fac:	2d0c      	cmp	r5, #12
 8005fae:	bf38      	it	cc
 8005fb0:	250c      	movcc	r5, #12
 8005fb2:	2d00      	cmp	r5, #0
 8005fb4:	4606      	mov	r6, r0
 8005fb6:	db01      	blt.n	8005fbc <_malloc_r+0x1c>
 8005fb8:	42a9      	cmp	r1, r5
 8005fba:	d904      	bls.n	8005fc6 <_malloc_r+0x26>
 8005fbc:	230c      	movs	r3, #12
 8005fbe:	6033      	str	r3, [r6, #0]
 8005fc0:	2000      	movs	r0, #0
 8005fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800609c <_malloc_r+0xfc>
 8005fca:	f000 f869 	bl	80060a0 <__malloc_lock>
 8005fce:	f8d8 3000 	ldr.w	r3, [r8]
 8005fd2:	461c      	mov	r4, r3
 8005fd4:	bb44      	cbnz	r4, 8006028 <_malloc_r+0x88>
 8005fd6:	4629      	mov	r1, r5
 8005fd8:	4630      	mov	r0, r6
 8005fda:	f7ff ffbf 	bl	8005f5c <sbrk_aligned>
 8005fde:	1c43      	adds	r3, r0, #1
 8005fe0:	4604      	mov	r4, r0
 8005fe2:	d158      	bne.n	8006096 <_malloc_r+0xf6>
 8005fe4:	f8d8 4000 	ldr.w	r4, [r8]
 8005fe8:	4627      	mov	r7, r4
 8005fea:	2f00      	cmp	r7, #0
 8005fec:	d143      	bne.n	8006076 <_malloc_r+0xd6>
 8005fee:	2c00      	cmp	r4, #0
 8005ff0:	d04b      	beq.n	800608a <_malloc_r+0xea>
 8005ff2:	6823      	ldr	r3, [r4, #0]
 8005ff4:	4639      	mov	r1, r7
 8005ff6:	4630      	mov	r0, r6
 8005ff8:	eb04 0903 	add.w	r9, r4, r3
 8005ffc:	f000 fe50 	bl	8006ca0 <_sbrk_r>
 8006000:	4581      	cmp	r9, r0
 8006002:	d142      	bne.n	800608a <_malloc_r+0xea>
 8006004:	6821      	ldr	r1, [r4, #0]
 8006006:	1a6d      	subs	r5, r5, r1
 8006008:	4629      	mov	r1, r5
 800600a:	4630      	mov	r0, r6
 800600c:	f7ff ffa6 	bl	8005f5c <sbrk_aligned>
 8006010:	3001      	adds	r0, #1
 8006012:	d03a      	beq.n	800608a <_malloc_r+0xea>
 8006014:	6823      	ldr	r3, [r4, #0]
 8006016:	442b      	add	r3, r5
 8006018:	6023      	str	r3, [r4, #0]
 800601a:	f8d8 3000 	ldr.w	r3, [r8]
 800601e:	685a      	ldr	r2, [r3, #4]
 8006020:	bb62      	cbnz	r2, 800607c <_malloc_r+0xdc>
 8006022:	f8c8 7000 	str.w	r7, [r8]
 8006026:	e00f      	b.n	8006048 <_malloc_r+0xa8>
 8006028:	6822      	ldr	r2, [r4, #0]
 800602a:	1b52      	subs	r2, r2, r5
 800602c:	d420      	bmi.n	8006070 <_malloc_r+0xd0>
 800602e:	2a0b      	cmp	r2, #11
 8006030:	d917      	bls.n	8006062 <_malloc_r+0xc2>
 8006032:	1961      	adds	r1, r4, r5
 8006034:	42a3      	cmp	r3, r4
 8006036:	6025      	str	r5, [r4, #0]
 8006038:	bf18      	it	ne
 800603a:	6059      	strne	r1, [r3, #4]
 800603c:	6863      	ldr	r3, [r4, #4]
 800603e:	bf08      	it	eq
 8006040:	f8c8 1000 	streq.w	r1, [r8]
 8006044:	5162      	str	r2, [r4, r5]
 8006046:	604b      	str	r3, [r1, #4]
 8006048:	4630      	mov	r0, r6
 800604a:	f000 f82f 	bl	80060ac <__malloc_unlock>
 800604e:	f104 000b 	add.w	r0, r4, #11
 8006052:	1d23      	adds	r3, r4, #4
 8006054:	f020 0007 	bic.w	r0, r0, #7
 8006058:	1ac2      	subs	r2, r0, r3
 800605a:	bf1c      	itt	ne
 800605c:	1a1b      	subne	r3, r3, r0
 800605e:	50a3      	strne	r3, [r4, r2]
 8006060:	e7af      	b.n	8005fc2 <_malloc_r+0x22>
 8006062:	6862      	ldr	r2, [r4, #4]
 8006064:	42a3      	cmp	r3, r4
 8006066:	bf0c      	ite	eq
 8006068:	f8c8 2000 	streq.w	r2, [r8]
 800606c:	605a      	strne	r2, [r3, #4]
 800606e:	e7eb      	b.n	8006048 <_malloc_r+0xa8>
 8006070:	4623      	mov	r3, r4
 8006072:	6864      	ldr	r4, [r4, #4]
 8006074:	e7ae      	b.n	8005fd4 <_malloc_r+0x34>
 8006076:	463c      	mov	r4, r7
 8006078:	687f      	ldr	r7, [r7, #4]
 800607a:	e7b6      	b.n	8005fea <_malloc_r+0x4a>
 800607c:	461a      	mov	r2, r3
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	42a3      	cmp	r3, r4
 8006082:	d1fb      	bne.n	800607c <_malloc_r+0xdc>
 8006084:	2300      	movs	r3, #0
 8006086:	6053      	str	r3, [r2, #4]
 8006088:	e7de      	b.n	8006048 <_malloc_r+0xa8>
 800608a:	230c      	movs	r3, #12
 800608c:	6033      	str	r3, [r6, #0]
 800608e:	4630      	mov	r0, r6
 8006090:	f000 f80c 	bl	80060ac <__malloc_unlock>
 8006094:	e794      	b.n	8005fc0 <_malloc_r+0x20>
 8006096:	6005      	str	r5, [r0, #0]
 8006098:	e7d6      	b.n	8006048 <_malloc_r+0xa8>
 800609a:	bf00      	nop
 800609c:	20000438 	.word	0x20000438

080060a0 <__malloc_lock>:
 80060a0:	4801      	ldr	r0, [pc, #4]	@ (80060a8 <__malloc_lock+0x8>)
 80060a2:	f7ff b8ba 	b.w	800521a <__retarget_lock_acquire_recursive>
 80060a6:	bf00      	nop
 80060a8:	20000430 	.word	0x20000430

080060ac <__malloc_unlock>:
 80060ac:	4801      	ldr	r0, [pc, #4]	@ (80060b4 <__malloc_unlock+0x8>)
 80060ae:	f7ff b8b5 	b.w	800521c <__retarget_lock_release_recursive>
 80060b2:	bf00      	nop
 80060b4:	20000430 	.word	0x20000430

080060b8 <_Balloc>:
 80060b8:	b570      	push	{r4, r5, r6, lr}
 80060ba:	69c6      	ldr	r6, [r0, #28]
 80060bc:	4604      	mov	r4, r0
 80060be:	460d      	mov	r5, r1
 80060c0:	b976      	cbnz	r6, 80060e0 <_Balloc+0x28>
 80060c2:	2010      	movs	r0, #16
 80060c4:	f7ff ff42 	bl	8005f4c <malloc>
 80060c8:	4602      	mov	r2, r0
 80060ca:	61e0      	str	r0, [r4, #28]
 80060cc:	b920      	cbnz	r0, 80060d8 <_Balloc+0x20>
 80060ce:	4b18      	ldr	r3, [pc, #96]	@ (8006130 <_Balloc+0x78>)
 80060d0:	4818      	ldr	r0, [pc, #96]	@ (8006134 <_Balloc+0x7c>)
 80060d2:	216b      	movs	r1, #107	@ 0x6b
 80060d4:	f000 fe02 	bl	8006cdc <__assert_func>
 80060d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80060dc:	6006      	str	r6, [r0, #0]
 80060de:	60c6      	str	r6, [r0, #12]
 80060e0:	69e6      	ldr	r6, [r4, #28]
 80060e2:	68f3      	ldr	r3, [r6, #12]
 80060e4:	b183      	cbz	r3, 8006108 <_Balloc+0x50>
 80060e6:	69e3      	ldr	r3, [r4, #28]
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80060ee:	b9b8      	cbnz	r0, 8006120 <_Balloc+0x68>
 80060f0:	2101      	movs	r1, #1
 80060f2:	fa01 f605 	lsl.w	r6, r1, r5
 80060f6:	1d72      	adds	r2, r6, #5
 80060f8:	0092      	lsls	r2, r2, #2
 80060fa:	4620      	mov	r0, r4
 80060fc:	f000 fe0c 	bl	8006d18 <_calloc_r>
 8006100:	b160      	cbz	r0, 800611c <_Balloc+0x64>
 8006102:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006106:	e00e      	b.n	8006126 <_Balloc+0x6e>
 8006108:	2221      	movs	r2, #33	@ 0x21
 800610a:	2104      	movs	r1, #4
 800610c:	4620      	mov	r0, r4
 800610e:	f000 fe03 	bl	8006d18 <_calloc_r>
 8006112:	69e3      	ldr	r3, [r4, #28]
 8006114:	60f0      	str	r0, [r6, #12]
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d1e4      	bne.n	80060e6 <_Balloc+0x2e>
 800611c:	2000      	movs	r0, #0
 800611e:	bd70      	pop	{r4, r5, r6, pc}
 8006120:	6802      	ldr	r2, [r0, #0]
 8006122:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006126:	2300      	movs	r3, #0
 8006128:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800612c:	e7f7      	b.n	800611e <_Balloc+0x66>
 800612e:	bf00      	nop
 8006130:	08006f39 	.word	0x08006f39
 8006134:	08006fb9 	.word	0x08006fb9

08006138 <_Bfree>:
 8006138:	b570      	push	{r4, r5, r6, lr}
 800613a:	69c6      	ldr	r6, [r0, #28]
 800613c:	4605      	mov	r5, r0
 800613e:	460c      	mov	r4, r1
 8006140:	b976      	cbnz	r6, 8006160 <_Bfree+0x28>
 8006142:	2010      	movs	r0, #16
 8006144:	f7ff ff02 	bl	8005f4c <malloc>
 8006148:	4602      	mov	r2, r0
 800614a:	61e8      	str	r0, [r5, #28]
 800614c:	b920      	cbnz	r0, 8006158 <_Bfree+0x20>
 800614e:	4b09      	ldr	r3, [pc, #36]	@ (8006174 <_Bfree+0x3c>)
 8006150:	4809      	ldr	r0, [pc, #36]	@ (8006178 <_Bfree+0x40>)
 8006152:	218f      	movs	r1, #143	@ 0x8f
 8006154:	f000 fdc2 	bl	8006cdc <__assert_func>
 8006158:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800615c:	6006      	str	r6, [r0, #0]
 800615e:	60c6      	str	r6, [r0, #12]
 8006160:	b13c      	cbz	r4, 8006172 <_Bfree+0x3a>
 8006162:	69eb      	ldr	r3, [r5, #28]
 8006164:	6862      	ldr	r2, [r4, #4]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800616c:	6021      	str	r1, [r4, #0]
 800616e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006172:	bd70      	pop	{r4, r5, r6, pc}
 8006174:	08006f39 	.word	0x08006f39
 8006178:	08006fb9 	.word	0x08006fb9

0800617c <__multadd>:
 800617c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006180:	690d      	ldr	r5, [r1, #16]
 8006182:	4607      	mov	r7, r0
 8006184:	460c      	mov	r4, r1
 8006186:	461e      	mov	r6, r3
 8006188:	f101 0c14 	add.w	ip, r1, #20
 800618c:	2000      	movs	r0, #0
 800618e:	f8dc 3000 	ldr.w	r3, [ip]
 8006192:	b299      	uxth	r1, r3
 8006194:	fb02 6101 	mla	r1, r2, r1, r6
 8006198:	0c1e      	lsrs	r6, r3, #16
 800619a:	0c0b      	lsrs	r3, r1, #16
 800619c:	fb02 3306 	mla	r3, r2, r6, r3
 80061a0:	b289      	uxth	r1, r1
 80061a2:	3001      	adds	r0, #1
 80061a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80061a8:	4285      	cmp	r5, r0
 80061aa:	f84c 1b04 	str.w	r1, [ip], #4
 80061ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80061b2:	dcec      	bgt.n	800618e <__multadd+0x12>
 80061b4:	b30e      	cbz	r6, 80061fa <__multadd+0x7e>
 80061b6:	68a3      	ldr	r3, [r4, #8]
 80061b8:	42ab      	cmp	r3, r5
 80061ba:	dc19      	bgt.n	80061f0 <__multadd+0x74>
 80061bc:	6861      	ldr	r1, [r4, #4]
 80061be:	4638      	mov	r0, r7
 80061c0:	3101      	adds	r1, #1
 80061c2:	f7ff ff79 	bl	80060b8 <_Balloc>
 80061c6:	4680      	mov	r8, r0
 80061c8:	b928      	cbnz	r0, 80061d6 <__multadd+0x5a>
 80061ca:	4602      	mov	r2, r0
 80061cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006200 <__multadd+0x84>)
 80061ce:	480d      	ldr	r0, [pc, #52]	@ (8006204 <__multadd+0x88>)
 80061d0:	21ba      	movs	r1, #186	@ 0xba
 80061d2:	f000 fd83 	bl	8006cdc <__assert_func>
 80061d6:	6922      	ldr	r2, [r4, #16]
 80061d8:	3202      	adds	r2, #2
 80061da:	f104 010c 	add.w	r1, r4, #12
 80061de:	0092      	lsls	r2, r2, #2
 80061e0:	300c      	adds	r0, #12
 80061e2:	f000 fd6d 	bl	8006cc0 <memcpy>
 80061e6:	4621      	mov	r1, r4
 80061e8:	4638      	mov	r0, r7
 80061ea:	f7ff ffa5 	bl	8006138 <_Bfree>
 80061ee:	4644      	mov	r4, r8
 80061f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80061f4:	3501      	adds	r5, #1
 80061f6:	615e      	str	r6, [r3, #20]
 80061f8:	6125      	str	r5, [r4, #16]
 80061fa:	4620      	mov	r0, r4
 80061fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006200:	08006fa8 	.word	0x08006fa8
 8006204:	08006fb9 	.word	0x08006fb9

08006208 <__hi0bits>:
 8006208:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800620c:	4603      	mov	r3, r0
 800620e:	bf36      	itet	cc
 8006210:	0403      	lslcc	r3, r0, #16
 8006212:	2000      	movcs	r0, #0
 8006214:	2010      	movcc	r0, #16
 8006216:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800621a:	bf3c      	itt	cc
 800621c:	021b      	lslcc	r3, r3, #8
 800621e:	3008      	addcc	r0, #8
 8006220:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006224:	bf3c      	itt	cc
 8006226:	011b      	lslcc	r3, r3, #4
 8006228:	3004      	addcc	r0, #4
 800622a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800622e:	bf3c      	itt	cc
 8006230:	009b      	lslcc	r3, r3, #2
 8006232:	3002      	addcc	r0, #2
 8006234:	2b00      	cmp	r3, #0
 8006236:	db05      	blt.n	8006244 <__hi0bits+0x3c>
 8006238:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800623c:	f100 0001 	add.w	r0, r0, #1
 8006240:	bf08      	it	eq
 8006242:	2020      	moveq	r0, #32
 8006244:	4770      	bx	lr

08006246 <__lo0bits>:
 8006246:	6803      	ldr	r3, [r0, #0]
 8006248:	4602      	mov	r2, r0
 800624a:	f013 0007 	ands.w	r0, r3, #7
 800624e:	d00b      	beq.n	8006268 <__lo0bits+0x22>
 8006250:	07d9      	lsls	r1, r3, #31
 8006252:	d421      	bmi.n	8006298 <__lo0bits+0x52>
 8006254:	0798      	lsls	r0, r3, #30
 8006256:	bf49      	itett	mi
 8006258:	085b      	lsrmi	r3, r3, #1
 800625a:	089b      	lsrpl	r3, r3, #2
 800625c:	2001      	movmi	r0, #1
 800625e:	6013      	strmi	r3, [r2, #0]
 8006260:	bf5c      	itt	pl
 8006262:	6013      	strpl	r3, [r2, #0]
 8006264:	2002      	movpl	r0, #2
 8006266:	4770      	bx	lr
 8006268:	b299      	uxth	r1, r3
 800626a:	b909      	cbnz	r1, 8006270 <__lo0bits+0x2a>
 800626c:	0c1b      	lsrs	r3, r3, #16
 800626e:	2010      	movs	r0, #16
 8006270:	b2d9      	uxtb	r1, r3
 8006272:	b909      	cbnz	r1, 8006278 <__lo0bits+0x32>
 8006274:	3008      	adds	r0, #8
 8006276:	0a1b      	lsrs	r3, r3, #8
 8006278:	0719      	lsls	r1, r3, #28
 800627a:	bf04      	itt	eq
 800627c:	091b      	lsreq	r3, r3, #4
 800627e:	3004      	addeq	r0, #4
 8006280:	0799      	lsls	r1, r3, #30
 8006282:	bf04      	itt	eq
 8006284:	089b      	lsreq	r3, r3, #2
 8006286:	3002      	addeq	r0, #2
 8006288:	07d9      	lsls	r1, r3, #31
 800628a:	d403      	bmi.n	8006294 <__lo0bits+0x4e>
 800628c:	085b      	lsrs	r3, r3, #1
 800628e:	f100 0001 	add.w	r0, r0, #1
 8006292:	d003      	beq.n	800629c <__lo0bits+0x56>
 8006294:	6013      	str	r3, [r2, #0]
 8006296:	4770      	bx	lr
 8006298:	2000      	movs	r0, #0
 800629a:	4770      	bx	lr
 800629c:	2020      	movs	r0, #32
 800629e:	4770      	bx	lr

080062a0 <__i2b>:
 80062a0:	b510      	push	{r4, lr}
 80062a2:	460c      	mov	r4, r1
 80062a4:	2101      	movs	r1, #1
 80062a6:	f7ff ff07 	bl	80060b8 <_Balloc>
 80062aa:	4602      	mov	r2, r0
 80062ac:	b928      	cbnz	r0, 80062ba <__i2b+0x1a>
 80062ae:	4b05      	ldr	r3, [pc, #20]	@ (80062c4 <__i2b+0x24>)
 80062b0:	4805      	ldr	r0, [pc, #20]	@ (80062c8 <__i2b+0x28>)
 80062b2:	f240 1145 	movw	r1, #325	@ 0x145
 80062b6:	f000 fd11 	bl	8006cdc <__assert_func>
 80062ba:	2301      	movs	r3, #1
 80062bc:	6144      	str	r4, [r0, #20]
 80062be:	6103      	str	r3, [r0, #16]
 80062c0:	bd10      	pop	{r4, pc}
 80062c2:	bf00      	nop
 80062c4:	08006fa8 	.word	0x08006fa8
 80062c8:	08006fb9 	.word	0x08006fb9

080062cc <__multiply>:
 80062cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d0:	4614      	mov	r4, r2
 80062d2:	690a      	ldr	r2, [r1, #16]
 80062d4:	6923      	ldr	r3, [r4, #16]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	bfa8      	it	ge
 80062da:	4623      	movge	r3, r4
 80062dc:	460f      	mov	r7, r1
 80062de:	bfa4      	itt	ge
 80062e0:	460c      	movge	r4, r1
 80062e2:	461f      	movge	r7, r3
 80062e4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80062e8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80062ec:	68a3      	ldr	r3, [r4, #8]
 80062ee:	6861      	ldr	r1, [r4, #4]
 80062f0:	eb0a 0609 	add.w	r6, sl, r9
 80062f4:	42b3      	cmp	r3, r6
 80062f6:	b085      	sub	sp, #20
 80062f8:	bfb8      	it	lt
 80062fa:	3101      	addlt	r1, #1
 80062fc:	f7ff fedc 	bl	80060b8 <_Balloc>
 8006300:	b930      	cbnz	r0, 8006310 <__multiply+0x44>
 8006302:	4602      	mov	r2, r0
 8006304:	4b44      	ldr	r3, [pc, #272]	@ (8006418 <__multiply+0x14c>)
 8006306:	4845      	ldr	r0, [pc, #276]	@ (800641c <__multiply+0x150>)
 8006308:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800630c:	f000 fce6 	bl	8006cdc <__assert_func>
 8006310:	f100 0514 	add.w	r5, r0, #20
 8006314:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006318:	462b      	mov	r3, r5
 800631a:	2200      	movs	r2, #0
 800631c:	4543      	cmp	r3, r8
 800631e:	d321      	bcc.n	8006364 <__multiply+0x98>
 8006320:	f107 0114 	add.w	r1, r7, #20
 8006324:	f104 0214 	add.w	r2, r4, #20
 8006328:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800632c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006330:	9302      	str	r3, [sp, #8]
 8006332:	1b13      	subs	r3, r2, r4
 8006334:	3b15      	subs	r3, #21
 8006336:	f023 0303 	bic.w	r3, r3, #3
 800633a:	3304      	adds	r3, #4
 800633c:	f104 0715 	add.w	r7, r4, #21
 8006340:	42ba      	cmp	r2, r7
 8006342:	bf38      	it	cc
 8006344:	2304      	movcc	r3, #4
 8006346:	9301      	str	r3, [sp, #4]
 8006348:	9b02      	ldr	r3, [sp, #8]
 800634a:	9103      	str	r1, [sp, #12]
 800634c:	428b      	cmp	r3, r1
 800634e:	d80c      	bhi.n	800636a <__multiply+0x9e>
 8006350:	2e00      	cmp	r6, #0
 8006352:	dd03      	ble.n	800635c <__multiply+0x90>
 8006354:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006358:	2b00      	cmp	r3, #0
 800635a:	d05b      	beq.n	8006414 <__multiply+0x148>
 800635c:	6106      	str	r6, [r0, #16]
 800635e:	b005      	add	sp, #20
 8006360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006364:	f843 2b04 	str.w	r2, [r3], #4
 8006368:	e7d8      	b.n	800631c <__multiply+0x50>
 800636a:	f8b1 a000 	ldrh.w	sl, [r1]
 800636e:	f1ba 0f00 	cmp.w	sl, #0
 8006372:	d024      	beq.n	80063be <__multiply+0xf2>
 8006374:	f104 0e14 	add.w	lr, r4, #20
 8006378:	46a9      	mov	r9, r5
 800637a:	f04f 0c00 	mov.w	ip, #0
 800637e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006382:	f8d9 3000 	ldr.w	r3, [r9]
 8006386:	fa1f fb87 	uxth.w	fp, r7
 800638a:	b29b      	uxth	r3, r3
 800638c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006390:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006394:	f8d9 7000 	ldr.w	r7, [r9]
 8006398:	4463      	add	r3, ip
 800639a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800639e:	fb0a c70b 	mla	r7, sl, fp, ip
 80063a2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80063ac:	4572      	cmp	r2, lr
 80063ae:	f849 3b04 	str.w	r3, [r9], #4
 80063b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80063b6:	d8e2      	bhi.n	800637e <__multiply+0xb2>
 80063b8:	9b01      	ldr	r3, [sp, #4]
 80063ba:	f845 c003 	str.w	ip, [r5, r3]
 80063be:	9b03      	ldr	r3, [sp, #12]
 80063c0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80063c4:	3104      	adds	r1, #4
 80063c6:	f1b9 0f00 	cmp.w	r9, #0
 80063ca:	d021      	beq.n	8006410 <__multiply+0x144>
 80063cc:	682b      	ldr	r3, [r5, #0]
 80063ce:	f104 0c14 	add.w	ip, r4, #20
 80063d2:	46ae      	mov	lr, r5
 80063d4:	f04f 0a00 	mov.w	sl, #0
 80063d8:	f8bc b000 	ldrh.w	fp, [ip]
 80063dc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80063e0:	fb09 770b 	mla	r7, r9, fp, r7
 80063e4:	4457      	add	r7, sl
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80063ec:	f84e 3b04 	str.w	r3, [lr], #4
 80063f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80063f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063f8:	f8be 3000 	ldrh.w	r3, [lr]
 80063fc:	fb09 330a 	mla	r3, r9, sl, r3
 8006400:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006404:	4562      	cmp	r2, ip
 8006406:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800640a:	d8e5      	bhi.n	80063d8 <__multiply+0x10c>
 800640c:	9f01      	ldr	r7, [sp, #4]
 800640e:	51eb      	str	r3, [r5, r7]
 8006410:	3504      	adds	r5, #4
 8006412:	e799      	b.n	8006348 <__multiply+0x7c>
 8006414:	3e01      	subs	r6, #1
 8006416:	e79b      	b.n	8006350 <__multiply+0x84>
 8006418:	08006fa8 	.word	0x08006fa8
 800641c:	08006fb9 	.word	0x08006fb9

08006420 <__pow5mult>:
 8006420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006424:	4615      	mov	r5, r2
 8006426:	f012 0203 	ands.w	r2, r2, #3
 800642a:	4607      	mov	r7, r0
 800642c:	460e      	mov	r6, r1
 800642e:	d007      	beq.n	8006440 <__pow5mult+0x20>
 8006430:	4c25      	ldr	r4, [pc, #148]	@ (80064c8 <__pow5mult+0xa8>)
 8006432:	3a01      	subs	r2, #1
 8006434:	2300      	movs	r3, #0
 8006436:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800643a:	f7ff fe9f 	bl	800617c <__multadd>
 800643e:	4606      	mov	r6, r0
 8006440:	10ad      	asrs	r5, r5, #2
 8006442:	d03d      	beq.n	80064c0 <__pow5mult+0xa0>
 8006444:	69fc      	ldr	r4, [r7, #28]
 8006446:	b97c      	cbnz	r4, 8006468 <__pow5mult+0x48>
 8006448:	2010      	movs	r0, #16
 800644a:	f7ff fd7f 	bl	8005f4c <malloc>
 800644e:	4602      	mov	r2, r0
 8006450:	61f8      	str	r0, [r7, #28]
 8006452:	b928      	cbnz	r0, 8006460 <__pow5mult+0x40>
 8006454:	4b1d      	ldr	r3, [pc, #116]	@ (80064cc <__pow5mult+0xac>)
 8006456:	481e      	ldr	r0, [pc, #120]	@ (80064d0 <__pow5mult+0xb0>)
 8006458:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800645c:	f000 fc3e 	bl	8006cdc <__assert_func>
 8006460:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006464:	6004      	str	r4, [r0, #0]
 8006466:	60c4      	str	r4, [r0, #12]
 8006468:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800646c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006470:	b94c      	cbnz	r4, 8006486 <__pow5mult+0x66>
 8006472:	f240 2171 	movw	r1, #625	@ 0x271
 8006476:	4638      	mov	r0, r7
 8006478:	f7ff ff12 	bl	80062a0 <__i2b>
 800647c:	2300      	movs	r3, #0
 800647e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006482:	4604      	mov	r4, r0
 8006484:	6003      	str	r3, [r0, #0]
 8006486:	f04f 0900 	mov.w	r9, #0
 800648a:	07eb      	lsls	r3, r5, #31
 800648c:	d50a      	bpl.n	80064a4 <__pow5mult+0x84>
 800648e:	4631      	mov	r1, r6
 8006490:	4622      	mov	r2, r4
 8006492:	4638      	mov	r0, r7
 8006494:	f7ff ff1a 	bl	80062cc <__multiply>
 8006498:	4631      	mov	r1, r6
 800649a:	4680      	mov	r8, r0
 800649c:	4638      	mov	r0, r7
 800649e:	f7ff fe4b 	bl	8006138 <_Bfree>
 80064a2:	4646      	mov	r6, r8
 80064a4:	106d      	asrs	r5, r5, #1
 80064a6:	d00b      	beq.n	80064c0 <__pow5mult+0xa0>
 80064a8:	6820      	ldr	r0, [r4, #0]
 80064aa:	b938      	cbnz	r0, 80064bc <__pow5mult+0x9c>
 80064ac:	4622      	mov	r2, r4
 80064ae:	4621      	mov	r1, r4
 80064b0:	4638      	mov	r0, r7
 80064b2:	f7ff ff0b 	bl	80062cc <__multiply>
 80064b6:	6020      	str	r0, [r4, #0]
 80064b8:	f8c0 9000 	str.w	r9, [r0]
 80064bc:	4604      	mov	r4, r0
 80064be:	e7e4      	b.n	800648a <__pow5mult+0x6a>
 80064c0:	4630      	mov	r0, r6
 80064c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064c6:	bf00      	nop
 80064c8:	08007014 	.word	0x08007014
 80064cc:	08006f39 	.word	0x08006f39
 80064d0:	08006fb9 	.word	0x08006fb9

080064d4 <__lshift>:
 80064d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d8:	460c      	mov	r4, r1
 80064da:	6849      	ldr	r1, [r1, #4]
 80064dc:	6923      	ldr	r3, [r4, #16]
 80064de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80064e2:	68a3      	ldr	r3, [r4, #8]
 80064e4:	4607      	mov	r7, r0
 80064e6:	4691      	mov	r9, r2
 80064e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80064ec:	f108 0601 	add.w	r6, r8, #1
 80064f0:	42b3      	cmp	r3, r6
 80064f2:	db0b      	blt.n	800650c <__lshift+0x38>
 80064f4:	4638      	mov	r0, r7
 80064f6:	f7ff fddf 	bl	80060b8 <_Balloc>
 80064fa:	4605      	mov	r5, r0
 80064fc:	b948      	cbnz	r0, 8006512 <__lshift+0x3e>
 80064fe:	4602      	mov	r2, r0
 8006500:	4b28      	ldr	r3, [pc, #160]	@ (80065a4 <__lshift+0xd0>)
 8006502:	4829      	ldr	r0, [pc, #164]	@ (80065a8 <__lshift+0xd4>)
 8006504:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006508:	f000 fbe8 	bl	8006cdc <__assert_func>
 800650c:	3101      	adds	r1, #1
 800650e:	005b      	lsls	r3, r3, #1
 8006510:	e7ee      	b.n	80064f0 <__lshift+0x1c>
 8006512:	2300      	movs	r3, #0
 8006514:	f100 0114 	add.w	r1, r0, #20
 8006518:	f100 0210 	add.w	r2, r0, #16
 800651c:	4618      	mov	r0, r3
 800651e:	4553      	cmp	r3, sl
 8006520:	db33      	blt.n	800658a <__lshift+0xb6>
 8006522:	6920      	ldr	r0, [r4, #16]
 8006524:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006528:	f104 0314 	add.w	r3, r4, #20
 800652c:	f019 091f 	ands.w	r9, r9, #31
 8006530:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006534:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006538:	d02b      	beq.n	8006592 <__lshift+0xbe>
 800653a:	f1c9 0e20 	rsb	lr, r9, #32
 800653e:	468a      	mov	sl, r1
 8006540:	2200      	movs	r2, #0
 8006542:	6818      	ldr	r0, [r3, #0]
 8006544:	fa00 f009 	lsl.w	r0, r0, r9
 8006548:	4310      	orrs	r0, r2
 800654a:	f84a 0b04 	str.w	r0, [sl], #4
 800654e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006552:	459c      	cmp	ip, r3
 8006554:	fa22 f20e 	lsr.w	r2, r2, lr
 8006558:	d8f3      	bhi.n	8006542 <__lshift+0x6e>
 800655a:	ebac 0304 	sub.w	r3, ip, r4
 800655e:	3b15      	subs	r3, #21
 8006560:	f023 0303 	bic.w	r3, r3, #3
 8006564:	3304      	adds	r3, #4
 8006566:	f104 0015 	add.w	r0, r4, #21
 800656a:	4584      	cmp	ip, r0
 800656c:	bf38      	it	cc
 800656e:	2304      	movcc	r3, #4
 8006570:	50ca      	str	r2, [r1, r3]
 8006572:	b10a      	cbz	r2, 8006578 <__lshift+0xa4>
 8006574:	f108 0602 	add.w	r6, r8, #2
 8006578:	3e01      	subs	r6, #1
 800657a:	4638      	mov	r0, r7
 800657c:	612e      	str	r6, [r5, #16]
 800657e:	4621      	mov	r1, r4
 8006580:	f7ff fdda 	bl	8006138 <_Bfree>
 8006584:	4628      	mov	r0, r5
 8006586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800658a:	f842 0f04 	str.w	r0, [r2, #4]!
 800658e:	3301      	adds	r3, #1
 8006590:	e7c5      	b.n	800651e <__lshift+0x4a>
 8006592:	3904      	subs	r1, #4
 8006594:	f853 2b04 	ldr.w	r2, [r3], #4
 8006598:	f841 2f04 	str.w	r2, [r1, #4]!
 800659c:	459c      	cmp	ip, r3
 800659e:	d8f9      	bhi.n	8006594 <__lshift+0xc0>
 80065a0:	e7ea      	b.n	8006578 <__lshift+0xa4>
 80065a2:	bf00      	nop
 80065a4:	08006fa8 	.word	0x08006fa8
 80065a8:	08006fb9 	.word	0x08006fb9

080065ac <__mcmp>:
 80065ac:	690a      	ldr	r2, [r1, #16]
 80065ae:	4603      	mov	r3, r0
 80065b0:	6900      	ldr	r0, [r0, #16]
 80065b2:	1a80      	subs	r0, r0, r2
 80065b4:	b530      	push	{r4, r5, lr}
 80065b6:	d10e      	bne.n	80065d6 <__mcmp+0x2a>
 80065b8:	3314      	adds	r3, #20
 80065ba:	3114      	adds	r1, #20
 80065bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80065c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80065c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80065c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80065cc:	4295      	cmp	r5, r2
 80065ce:	d003      	beq.n	80065d8 <__mcmp+0x2c>
 80065d0:	d205      	bcs.n	80065de <__mcmp+0x32>
 80065d2:	f04f 30ff 	mov.w	r0, #4294967295
 80065d6:	bd30      	pop	{r4, r5, pc}
 80065d8:	42a3      	cmp	r3, r4
 80065da:	d3f3      	bcc.n	80065c4 <__mcmp+0x18>
 80065dc:	e7fb      	b.n	80065d6 <__mcmp+0x2a>
 80065de:	2001      	movs	r0, #1
 80065e0:	e7f9      	b.n	80065d6 <__mcmp+0x2a>
	...

080065e4 <__mdiff>:
 80065e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e8:	4689      	mov	r9, r1
 80065ea:	4606      	mov	r6, r0
 80065ec:	4611      	mov	r1, r2
 80065ee:	4648      	mov	r0, r9
 80065f0:	4614      	mov	r4, r2
 80065f2:	f7ff ffdb 	bl	80065ac <__mcmp>
 80065f6:	1e05      	subs	r5, r0, #0
 80065f8:	d112      	bne.n	8006620 <__mdiff+0x3c>
 80065fa:	4629      	mov	r1, r5
 80065fc:	4630      	mov	r0, r6
 80065fe:	f7ff fd5b 	bl	80060b8 <_Balloc>
 8006602:	4602      	mov	r2, r0
 8006604:	b928      	cbnz	r0, 8006612 <__mdiff+0x2e>
 8006606:	4b3f      	ldr	r3, [pc, #252]	@ (8006704 <__mdiff+0x120>)
 8006608:	f240 2137 	movw	r1, #567	@ 0x237
 800660c:	483e      	ldr	r0, [pc, #248]	@ (8006708 <__mdiff+0x124>)
 800660e:	f000 fb65 	bl	8006cdc <__assert_func>
 8006612:	2301      	movs	r3, #1
 8006614:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006618:	4610      	mov	r0, r2
 800661a:	b003      	add	sp, #12
 800661c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006620:	bfbc      	itt	lt
 8006622:	464b      	movlt	r3, r9
 8006624:	46a1      	movlt	r9, r4
 8006626:	4630      	mov	r0, r6
 8006628:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800662c:	bfba      	itte	lt
 800662e:	461c      	movlt	r4, r3
 8006630:	2501      	movlt	r5, #1
 8006632:	2500      	movge	r5, #0
 8006634:	f7ff fd40 	bl	80060b8 <_Balloc>
 8006638:	4602      	mov	r2, r0
 800663a:	b918      	cbnz	r0, 8006644 <__mdiff+0x60>
 800663c:	4b31      	ldr	r3, [pc, #196]	@ (8006704 <__mdiff+0x120>)
 800663e:	f240 2145 	movw	r1, #581	@ 0x245
 8006642:	e7e3      	b.n	800660c <__mdiff+0x28>
 8006644:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006648:	6926      	ldr	r6, [r4, #16]
 800664a:	60c5      	str	r5, [r0, #12]
 800664c:	f109 0310 	add.w	r3, r9, #16
 8006650:	f109 0514 	add.w	r5, r9, #20
 8006654:	f104 0e14 	add.w	lr, r4, #20
 8006658:	f100 0b14 	add.w	fp, r0, #20
 800665c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006660:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006664:	9301      	str	r3, [sp, #4]
 8006666:	46d9      	mov	r9, fp
 8006668:	f04f 0c00 	mov.w	ip, #0
 800666c:	9b01      	ldr	r3, [sp, #4]
 800666e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006672:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006676:	9301      	str	r3, [sp, #4]
 8006678:	fa1f f38a 	uxth.w	r3, sl
 800667c:	4619      	mov	r1, r3
 800667e:	b283      	uxth	r3, r0
 8006680:	1acb      	subs	r3, r1, r3
 8006682:	0c00      	lsrs	r0, r0, #16
 8006684:	4463      	add	r3, ip
 8006686:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800668a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800668e:	b29b      	uxth	r3, r3
 8006690:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006694:	4576      	cmp	r6, lr
 8006696:	f849 3b04 	str.w	r3, [r9], #4
 800669a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800669e:	d8e5      	bhi.n	800666c <__mdiff+0x88>
 80066a0:	1b33      	subs	r3, r6, r4
 80066a2:	3b15      	subs	r3, #21
 80066a4:	f023 0303 	bic.w	r3, r3, #3
 80066a8:	3415      	adds	r4, #21
 80066aa:	3304      	adds	r3, #4
 80066ac:	42a6      	cmp	r6, r4
 80066ae:	bf38      	it	cc
 80066b0:	2304      	movcc	r3, #4
 80066b2:	441d      	add	r5, r3
 80066b4:	445b      	add	r3, fp
 80066b6:	461e      	mov	r6, r3
 80066b8:	462c      	mov	r4, r5
 80066ba:	4544      	cmp	r4, r8
 80066bc:	d30e      	bcc.n	80066dc <__mdiff+0xf8>
 80066be:	f108 0103 	add.w	r1, r8, #3
 80066c2:	1b49      	subs	r1, r1, r5
 80066c4:	f021 0103 	bic.w	r1, r1, #3
 80066c8:	3d03      	subs	r5, #3
 80066ca:	45a8      	cmp	r8, r5
 80066cc:	bf38      	it	cc
 80066ce:	2100      	movcc	r1, #0
 80066d0:	440b      	add	r3, r1
 80066d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80066d6:	b191      	cbz	r1, 80066fe <__mdiff+0x11a>
 80066d8:	6117      	str	r7, [r2, #16]
 80066da:	e79d      	b.n	8006618 <__mdiff+0x34>
 80066dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80066e0:	46e6      	mov	lr, ip
 80066e2:	0c08      	lsrs	r0, r1, #16
 80066e4:	fa1c fc81 	uxtah	ip, ip, r1
 80066e8:	4471      	add	r1, lr
 80066ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80066ee:	b289      	uxth	r1, r1
 80066f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80066f4:	f846 1b04 	str.w	r1, [r6], #4
 80066f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80066fc:	e7dd      	b.n	80066ba <__mdiff+0xd6>
 80066fe:	3f01      	subs	r7, #1
 8006700:	e7e7      	b.n	80066d2 <__mdiff+0xee>
 8006702:	bf00      	nop
 8006704:	08006fa8 	.word	0x08006fa8
 8006708:	08006fb9 	.word	0x08006fb9

0800670c <__d2b>:
 800670c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006710:	460f      	mov	r7, r1
 8006712:	2101      	movs	r1, #1
 8006714:	ec59 8b10 	vmov	r8, r9, d0
 8006718:	4616      	mov	r6, r2
 800671a:	f7ff fccd 	bl	80060b8 <_Balloc>
 800671e:	4604      	mov	r4, r0
 8006720:	b930      	cbnz	r0, 8006730 <__d2b+0x24>
 8006722:	4602      	mov	r2, r0
 8006724:	4b23      	ldr	r3, [pc, #140]	@ (80067b4 <__d2b+0xa8>)
 8006726:	4824      	ldr	r0, [pc, #144]	@ (80067b8 <__d2b+0xac>)
 8006728:	f240 310f 	movw	r1, #783	@ 0x30f
 800672c:	f000 fad6 	bl	8006cdc <__assert_func>
 8006730:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006734:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006738:	b10d      	cbz	r5, 800673e <__d2b+0x32>
 800673a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800673e:	9301      	str	r3, [sp, #4]
 8006740:	f1b8 0300 	subs.w	r3, r8, #0
 8006744:	d023      	beq.n	800678e <__d2b+0x82>
 8006746:	4668      	mov	r0, sp
 8006748:	9300      	str	r3, [sp, #0]
 800674a:	f7ff fd7c 	bl	8006246 <__lo0bits>
 800674e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006752:	b1d0      	cbz	r0, 800678a <__d2b+0x7e>
 8006754:	f1c0 0320 	rsb	r3, r0, #32
 8006758:	fa02 f303 	lsl.w	r3, r2, r3
 800675c:	430b      	orrs	r3, r1
 800675e:	40c2      	lsrs	r2, r0
 8006760:	6163      	str	r3, [r4, #20]
 8006762:	9201      	str	r2, [sp, #4]
 8006764:	9b01      	ldr	r3, [sp, #4]
 8006766:	61a3      	str	r3, [r4, #24]
 8006768:	2b00      	cmp	r3, #0
 800676a:	bf0c      	ite	eq
 800676c:	2201      	moveq	r2, #1
 800676e:	2202      	movne	r2, #2
 8006770:	6122      	str	r2, [r4, #16]
 8006772:	b1a5      	cbz	r5, 800679e <__d2b+0x92>
 8006774:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006778:	4405      	add	r5, r0
 800677a:	603d      	str	r5, [r7, #0]
 800677c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006780:	6030      	str	r0, [r6, #0]
 8006782:	4620      	mov	r0, r4
 8006784:	b003      	add	sp, #12
 8006786:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800678a:	6161      	str	r1, [r4, #20]
 800678c:	e7ea      	b.n	8006764 <__d2b+0x58>
 800678e:	a801      	add	r0, sp, #4
 8006790:	f7ff fd59 	bl	8006246 <__lo0bits>
 8006794:	9b01      	ldr	r3, [sp, #4]
 8006796:	6163      	str	r3, [r4, #20]
 8006798:	3020      	adds	r0, #32
 800679a:	2201      	movs	r2, #1
 800679c:	e7e8      	b.n	8006770 <__d2b+0x64>
 800679e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80067a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80067a6:	6038      	str	r0, [r7, #0]
 80067a8:	6918      	ldr	r0, [r3, #16]
 80067aa:	f7ff fd2d 	bl	8006208 <__hi0bits>
 80067ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80067b2:	e7e5      	b.n	8006780 <__d2b+0x74>
 80067b4:	08006fa8 	.word	0x08006fa8
 80067b8:	08006fb9 	.word	0x08006fb9

080067bc <__sfputc_r>:
 80067bc:	6893      	ldr	r3, [r2, #8]
 80067be:	3b01      	subs	r3, #1
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	b410      	push	{r4}
 80067c4:	6093      	str	r3, [r2, #8]
 80067c6:	da08      	bge.n	80067da <__sfputc_r+0x1e>
 80067c8:	6994      	ldr	r4, [r2, #24]
 80067ca:	42a3      	cmp	r3, r4
 80067cc:	db01      	blt.n	80067d2 <__sfputc_r+0x16>
 80067ce:	290a      	cmp	r1, #10
 80067d0:	d103      	bne.n	80067da <__sfputc_r+0x1e>
 80067d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067d6:	f7fe bc0e 	b.w	8004ff6 <__swbuf_r>
 80067da:	6813      	ldr	r3, [r2, #0]
 80067dc:	1c58      	adds	r0, r3, #1
 80067de:	6010      	str	r0, [r2, #0]
 80067e0:	7019      	strb	r1, [r3, #0]
 80067e2:	4608      	mov	r0, r1
 80067e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <__sfputs_r>:
 80067ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ec:	4606      	mov	r6, r0
 80067ee:	460f      	mov	r7, r1
 80067f0:	4614      	mov	r4, r2
 80067f2:	18d5      	adds	r5, r2, r3
 80067f4:	42ac      	cmp	r4, r5
 80067f6:	d101      	bne.n	80067fc <__sfputs_r+0x12>
 80067f8:	2000      	movs	r0, #0
 80067fa:	e007      	b.n	800680c <__sfputs_r+0x22>
 80067fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006800:	463a      	mov	r2, r7
 8006802:	4630      	mov	r0, r6
 8006804:	f7ff ffda 	bl	80067bc <__sfputc_r>
 8006808:	1c43      	adds	r3, r0, #1
 800680a:	d1f3      	bne.n	80067f4 <__sfputs_r+0xa>
 800680c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006810 <_vfiprintf_r>:
 8006810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006814:	460d      	mov	r5, r1
 8006816:	b09d      	sub	sp, #116	@ 0x74
 8006818:	4614      	mov	r4, r2
 800681a:	4698      	mov	r8, r3
 800681c:	4606      	mov	r6, r0
 800681e:	b118      	cbz	r0, 8006828 <_vfiprintf_r+0x18>
 8006820:	6a03      	ldr	r3, [r0, #32]
 8006822:	b90b      	cbnz	r3, 8006828 <_vfiprintf_r+0x18>
 8006824:	f7fe fafe 	bl	8004e24 <__sinit>
 8006828:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800682a:	07d9      	lsls	r1, r3, #31
 800682c:	d405      	bmi.n	800683a <_vfiprintf_r+0x2a>
 800682e:	89ab      	ldrh	r3, [r5, #12]
 8006830:	059a      	lsls	r2, r3, #22
 8006832:	d402      	bmi.n	800683a <_vfiprintf_r+0x2a>
 8006834:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006836:	f7fe fcf0 	bl	800521a <__retarget_lock_acquire_recursive>
 800683a:	89ab      	ldrh	r3, [r5, #12]
 800683c:	071b      	lsls	r3, r3, #28
 800683e:	d501      	bpl.n	8006844 <_vfiprintf_r+0x34>
 8006840:	692b      	ldr	r3, [r5, #16]
 8006842:	b99b      	cbnz	r3, 800686c <_vfiprintf_r+0x5c>
 8006844:	4629      	mov	r1, r5
 8006846:	4630      	mov	r0, r6
 8006848:	f7fe fc14 	bl	8005074 <__swsetup_r>
 800684c:	b170      	cbz	r0, 800686c <_vfiprintf_r+0x5c>
 800684e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006850:	07dc      	lsls	r4, r3, #31
 8006852:	d504      	bpl.n	800685e <_vfiprintf_r+0x4e>
 8006854:	f04f 30ff 	mov.w	r0, #4294967295
 8006858:	b01d      	add	sp, #116	@ 0x74
 800685a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800685e:	89ab      	ldrh	r3, [r5, #12]
 8006860:	0598      	lsls	r0, r3, #22
 8006862:	d4f7      	bmi.n	8006854 <_vfiprintf_r+0x44>
 8006864:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006866:	f7fe fcd9 	bl	800521c <__retarget_lock_release_recursive>
 800686a:	e7f3      	b.n	8006854 <_vfiprintf_r+0x44>
 800686c:	2300      	movs	r3, #0
 800686e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006870:	2320      	movs	r3, #32
 8006872:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006876:	f8cd 800c 	str.w	r8, [sp, #12]
 800687a:	2330      	movs	r3, #48	@ 0x30
 800687c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006a2c <_vfiprintf_r+0x21c>
 8006880:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006884:	f04f 0901 	mov.w	r9, #1
 8006888:	4623      	mov	r3, r4
 800688a:	469a      	mov	sl, r3
 800688c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006890:	b10a      	cbz	r2, 8006896 <_vfiprintf_r+0x86>
 8006892:	2a25      	cmp	r2, #37	@ 0x25
 8006894:	d1f9      	bne.n	800688a <_vfiprintf_r+0x7a>
 8006896:	ebba 0b04 	subs.w	fp, sl, r4
 800689a:	d00b      	beq.n	80068b4 <_vfiprintf_r+0xa4>
 800689c:	465b      	mov	r3, fp
 800689e:	4622      	mov	r2, r4
 80068a0:	4629      	mov	r1, r5
 80068a2:	4630      	mov	r0, r6
 80068a4:	f7ff ffa1 	bl	80067ea <__sfputs_r>
 80068a8:	3001      	adds	r0, #1
 80068aa:	f000 80a7 	beq.w	80069fc <_vfiprintf_r+0x1ec>
 80068ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068b0:	445a      	add	r2, fp
 80068b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80068b4:	f89a 3000 	ldrb.w	r3, [sl]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	f000 809f 	beq.w	80069fc <_vfiprintf_r+0x1ec>
 80068be:	2300      	movs	r3, #0
 80068c0:	f04f 32ff 	mov.w	r2, #4294967295
 80068c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068c8:	f10a 0a01 	add.w	sl, sl, #1
 80068cc:	9304      	str	r3, [sp, #16]
 80068ce:	9307      	str	r3, [sp, #28]
 80068d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80068d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80068d6:	4654      	mov	r4, sl
 80068d8:	2205      	movs	r2, #5
 80068da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068de:	4853      	ldr	r0, [pc, #332]	@ (8006a2c <_vfiprintf_r+0x21c>)
 80068e0:	f7f9 fc9e 	bl	8000220 <memchr>
 80068e4:	9a04      	ldr	r2, [sp, #16]
 80068e6:	b9d8      	cbnz	r0, 8006920 <_vfiprintf_r+0x110>
 80068e8:	06d1      	lsls	r1, r2, #27
 80068ea:	bf44      	itt	mi
 80068ec:	2320      	movmi	r3, #32
 80068ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068f2:	0713      	lsls	r3, r2, #28
 80068f4:	bf44      	itt	mi
 80068f6:	232b      	movmi	r3, #43	@ 0x2b
 80068f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006900:	2b2a      	cmp	r3, #42	@ 0x2a
 8006902:	d015      	beq.n	8006930 <_vfiprintf_r+0x120>
 8006904:	9a07      	ldr	r2, [sp, #28]
 8006906:	4654      	mov	r4, sl
 8006908:	2000      	movs	r0, #0
 800690a:	f04f 0c0a 	mov.w	ip, #10
 800690e:	4621      	mov	r1, r4
 8006910:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006914:	3b30      	subs	r3, #48	@ 0x30
 8006916:	2b09      	cmp	r3, #9
 8006918:	d94b      	bls.n	80069b2 <_vfiprintf_r+0x1a2>
 800691a:	b1b0      	cbz	r0, 800694a <_vfiprintf_r+0x13a>
 800691c:	9207      	str	r2, [sp, #28]
 800691e:	e014      	b.n	800694a <_vfiprintf_r+0x13a>
 8006920:	eba0 0308 	sub.w	r3, r0, r8
 8006924:	fa09 f303 	lsl.w	r3, r9, r3
 8006928:	4313      	orrs	r3, r2
 800692a:	9304      	str	r3, [sp, #16]
 800692c:	46a2      	mov	sl, r4
 800692e:	e7d2      	b.n	80068d6 <_vfiprintf_r+0xc6>
 8006930:	9b03      	ldr	r3, [sp, #12]
 8006932:	1d19      	adds	r1, r3, #4
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	9103      	str	r1, [sp, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	bfbb      	ittet	lt
 800693c:	425b      	neglt	r3, r3
 800693e:	f042 0202 	orrlt.w	r2, r2, #2
 8006942:	9307      	strge	r3, [sp, #28]
 8006944:	9307      	strlt	r3, [sp, #28]
 8006946:	bfb8      	it	lt
 8006948:	9204      	strlt	r2, [sp, #16]
 800694a:	7823      	ldrb	r3, [r4, #0]
 800694c:	2b2e      	cmp	r3, #46	@ 0x2e
 800694e:	d10a      	bne.n	8006966 <_vfiprintf_r+0x156>
 8006950:	7863      	ldrb	r3, [r4, #1]
 8006952:	2b2a      	cmp	r3, #42	@ 0x2a
 8006954:	d132      	bne.n	80069bc <_vfiprintf_r+0x1ac>
 8006956:	9b03      	ldr	r3, [sp, #12]
 8006958:	1d1a      	adds	r2, r3, #4
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	9203      	str	r2, [sp, #12]
 800695e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006962:	3402      	adds	r4, #2
 8006964:	9305      	str	r3, [sp, #20]
 8006966:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006a3c <_vfiprintf_r+0x22c>
 800696a:	7821      	ldrb	r1, [r4, #0]
 800696c:	2203      	movs	r2, #3
 800696e:	4650      	mov	r0, sl
 8006970:	f7f9 fc56 	bl	8000220 <memchr>
 8006974:	b138      	cbz	r0, 8006986 <_vfiprintf_r+0x176>
 8006976:	9b04      	ldr	r3, [sp, #16]
 8006978:	eba0 000a 	sub.w	r0, r0, sl
 800697c:	2240      	movs	r2, #64	@ 0x40
 800697e:	4082      	lsls	r2, r0
 8006980:	4313      	orrs	r3, r2
 8006982:	3401      	adds	r4, #1
 8006984:	9304      	str	r3, [sp, #16]
 8006986:	f814 1b01 	ldrb.w	r1, [r4], #1
 800698a:	4829      	ldr	r0, [pc, #164]	@ (8006a30 <_vfiprintf_r+0x220>)
 800698c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006990:	2206      	movs	r2, #6
 8006992:	f7f9 fc45 	bl	8000220 <memchr>
 8006996:	2800      	cmp	r0, #0
 8006998:	d03f      	beq.n	8006a1a <_vfiprintf_r+0x20a>
 800699a:	4b26      	ldr	r3, [pc, #152]	@ (8006a34 <_vfiprintf_r+0x224>)
 800699c:	bb1b      	cbnz	r3, 80069e6 <_vfiprintf_r+0x1d6>
 800699e:	9b03      	ldr	r3, [sp, #12]
 80069a0:	3307      	adds	r3, #7
 80069a2:	f023 0307 	bic.w	r3, r3, #7
 80069a6:	3308      	adds	r3, #8
 80069a8:	9303      	str	r3, [sp, #12]
 80069aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069ac:	443b      	add	r3, r7
 80069ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80069b0:	e76a      	b.n	8006888 <_vfiprintf_r+0x78>
 80069b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80069b6:	460c      	mov	r4, r1
 80069b8:	2001      	movs	r0, #1
 80069ba:	e7a8      	b.n	800690e <_vfiprintf_r+0xfe>
 80069bc:	2300      	movs	r3, #0
 80069be:	3401      	adds	r4, #1
 80069c0:	9305      	str	r3, [sp, #20]
 80069c2:	4619      	mov	r1, r3
 80069c4:	f04f 0c0a 	mov.w	ip, #10
 80069c8:	4620      	mov	r0, r4
 80069ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069ce:	3a30      	subs	r2, #48	@ 0x30
 80069d0:	2a09      	cmp	r2, #9
 80069d2:	d903      	bls.n	80069dc <_vfiprintf_r+0x1cc>
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d0c6      	beq.n	8006966 <_vfiprintf_r+0x156>
 80069d8:	9105      	str	r1, [sp, #20]
 80069da:	e7c4      	b.n	8006966 <_vfiprintf_r+0x156>
 80069dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80069e0:	4604      	mov	r4, r0
 80069e2:	2301      	movs	r3, #1
 80069e4:	e7f0      	b.n	80069c8 <_vfiprintf_r+0x1b8>
 80069e6:	ab03      	add	r3, sp, #12
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	462a      	mov	r2, r5
 80069ec:	4b12      	ldr	r3, [pc, #72]	@ (8006a38 <_vfiprintf_r+0x228>)
 80069ee:	a904      	add	r1, sp, #16
 80069f0:	4630      	mov	r0, r6
 80069f2:	f7fd fdd3 	bl	800459c <_printf_float>
 80069f6:	4607      	mov	r7, r0
 80069f8:	1c78      	adds	r0, r7, #1
 80069fa:	d1d6      	bne.n	80069aa <_vfiprintf_r+0x19a>
 80069fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069fe:	07d9      	lsls	r1, r3, #31
 8006a00:	d405      	bmi.n	8006a0e <_vfiprintf_r+0x1fe>
 8006a02:	89ab      	ldrh	r3, [r5, #12]
 8006a04:	059a      	lsls	r2, r3, #22
 8006a06:	d402      	bmi.n	8006a0e <_vfiprintf_r+0x1fe>
 8006a08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a0a:	f7fe fc07 	bl	800521c <__retarget_lock_release_recursive>
 8006a0e:	89ab      	ldrh	r3, [r5, #12]
 8006a10:	065b      	lsls	r3, r3, #25
 8006a12:	f53f af1f 	bmi.w	8006854 <_vfiprintf_r+0x44>
 8006a16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a18:	e71e      	b.n	8006858 <_vfiprintf_r+0x48>
 8006a1a:	ab03      	add	r3, sp, #12
 8006a1c:	9300      	str	r3, [sp, #0]
 8006a1e:	462a      	mov	r2, r5
 8006a20:	4b05      	ldr	r3, [pc, #20]	@ (8006a38 <_vfiprintf_r+0x228>)
 8006a22:	a904      	add	r1, sp, #16
 8006a24:	4630      	mov	r0, r6
 8006a26:	f7fe f851 	bl	8004acc <_printf_i>
 8006a2a:	e7e4      	b.n	80069f6 <_vfiprintf_r+0x1e6>
 8006a2c:	08007110 	.word	0x08007110
 8006a30:	0800711a 	.word	0x0800711a
 8006a34:	0800459d 	.word	0x0800459d
 8006a38:	080067eb 	.word	0x080067eb
 8006a3c:	08007116 	.word	0x08007116

08006a40 <__sflush_r>:
 8006a40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a48:	0716      	lsls	r6, r2, #28
 8006a4a:	4605      	mov	r5, r0
 8006a4c:	460c      	mov	r4, r1
 8006a4e:	d454      	bmi.n	8006afa <__sflush_r+0xba>
 8006a50:	684b      	ldr	r3, [r1, #4]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	dc02      	bgt.n	8006a5c <__sflush_r+0x1c>
 8006a56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	dd48      	ble.n	8006aee <__sflush_r+0xae>
 8006a5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a5e:	2e00      	cmp	r6, #0
 8006a60:	d045      	beq.n	8006aee <__sflush_r+0xae>
 8006a62:	2300      	movs	r3, #0
 8006a64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a68:	682f      	ldr	r7, [r5, #0]
 8006a6a:	6a21      	ldr	r1, [r4, #32]
 8006a6c:	602b      	str	r3, [r5, #0]
 8006a6e:	d030      	beq.n	8006ad2 <__sflush_r+0x92>
 8006a70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a72:	89a3      	ldrh	r3, [r4, #12]
 8006a74:	0759      	lsls	r1, r3, #29
 8006a76:	d505      	bpl.n	8006a84 <__sflush_r+0x44>
 8006a78:	6863      	ldr	r3, [r4, #4]
 8006a7a:	1ad2      	subs	r2, r2, r3
 8006a7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a7e:	b10b      	cbz	r3, 8006a84 <__sflush_r+0x44>
 8006a80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a82:	1ad2      	subs	r2, r2, r3
 8006a84:	2300      	movs	r3, #0
 8006a86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a88:	6a21      	ldr	r1, [r4, #32]
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	47b0      	blx	r6
 8006a8e:	1c43      	adds	r3, r0, #1
 8006a90:	89a3      	ldrh	r3, [r4, #12]
 8006a92:	d106      	bne.n	8006aa2 <__sflush_r+0x62>
 8006a94:	6829      	ldr	r1, [r5, #0]
 8006a96:	291d      	cmp	r1, #29
 8006a98:	d82b      	bhi.n	8006af2 <__sflush_r+0xb2>
 8006a9a:	4a2a      	ldr	r2, [pc, #168]	@ (8006b44 <__sflush_r+0x104>)
 8006a9c:	410a      	asrs	r2, r1
 8006a9e:	07d6      	lsls	r6, r2, #31
 8006aa0:	d427      	bmi.n	8006af2 <__sflush_r+0xb2>
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	6062      	str	r2, [r4, #4]
 8006aa6:	04d9      	lsls	r1, r3, #19
 8006aa8:	6922      	ldr	r2, [r4, #16]
 8006aaa:	6022      	str	r2, [r4, #0]
 8006aac:	d504      	bpl.n	8006ab8 <__sflush_r+0x78>
 8006aae:	1c42      	adds	r2, r0, #1
 8006ab0:	d101      	bne.n	8006ab6 <__sflush_r+0x76>
 8006ab2:	682b      	ldr	r3, [r5, #0]
 8006ab4:	b903      	cbnz	r3, 8006ab8 <__sflush_r+0x78>
 8006ab6:	6560      	str	r0, [r4, #84]	@ 0x54
 8006ab8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006aba:	602f      	str	r7, [r5, #0]
 8006abc:	b1b9      	cbz	r1, 8006aee <__sflush_r+0xae>
 8006abe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ac2:	4299      	cmp	r1, r3
 8006ac4:	d002      	beq.n	8006acc <__sflush_r+0x8c>
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	f7ff f9f6 	bl	8005eb8 <_free_r>
 8006acc:	2300      	movs	r3, #0
 8006ace:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ad0:	e00d      	b.n	8006aee <__sflush_r+0xae>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	47b0      	blx	r6
 8006ad8:	4602      	mov	r2, r0
 8006ada:	1c50      	adds	r0, r2, #1
 8006adc:	d1c9      	bne.n	8006a72 <__sflush_r+0x32>
 8006ade:	682b      	ldr	r3, [r5, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d0c6      	beq.n	8006a72 <__sflush_r+0x32>
 8006ae4:	2b1d      	cmp	r3, #29
 8006ae6:	d001      	beq.n	8006aec <__sflush_r+0xac>
 8006ae8:	2b16      	cmp	r3, #22
 8006aea:	d11e      	bne.n	8006b2a <__sflush_r+0xea>
 8006aec:	602f      	str	r7, [r5, #0]
 8006aee:	2000      	movs	r0, #0
 8006af0:	e022      	b.n	8006b38 <__sflush_r+0xf8>
 8006af2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006af6:	b21b      	sxth	r3, r3
 8006af8:	e01b      	b.n	8006b32 <__sflush_r+0xf2>
 8006afa:	690f      	ldr	r7, [r1, #16]
 8006afc:	2f00      	cmp	r7, #0
 8006afe:	d0f6      	beq.n	8006aee <__sflush_r+0xae>
 8006b00:	0793      	lsls	r3, r2, #30
 8006b02:	680e      	ldr	r6, [r1, #0]
 8006b04:	bf08      	it	eq
 8006b06:	694b      	ldreq	r3, [r1, #20]
 8006b08:	600f      	str	r7, [r1, #0]
 8006b0a:	bf18      	it	ne
 8006b0c:	2300      	movne	r3, #0
 8006b0e:	eba6 0807 	sub.w	r8, r6, r7
 8006b12:	608b      	str	r3, [r1, #8]
 8006b14:	f1b8 0f00 	cmp.w	r8, #0
 8006b18:	dde9      	ble.n	8006aee <__sflush_r+0xae>
 8006b1a:	6a21      	ldr	r1, [r4, #32]
 8006b1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006b1e:	4643      	mov	r3, r8
 8006b20:	463a      	mov	r2, r7
 8006b22:	4628      	mov	r0, r5
 8006b24:	47b0      	blx	r6
 8006b26:	2800      	cmp	r0, #0
 8006b28:	dc08      	bgt.n	8006b3c <__sflush_r+0xfc>
 8006b2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b32:	81a3      	strh	r3, [r4, #12]
 8006b34:	f04f 30ff 	mov.w	r0, #4294967295
 8006b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b3c:	4407      	add	r7, r0
 8006b3e:	eba8 0800 	sub.w	r8, r8, r0
 8006b42:	e7e7      	b.n	8006b14 <__sflush_r+0xd4>
 8006b44:	dfbffffe 	.word	0xdfbffffe

08006b48 <_fflush_r>:
 8006b48:	b538      	push	{r3, r4, r5, lr}
 8006b4a:	690b      	ldr	r3, [r1, #16]
 8006b4c:	4605      	mov	r5, r0
 8006b4e:	460c      	mov	r4, r1
 8006b50:	b913      	cbnz	r3, 8006b58 <_fflush_r+0x10>
 8006b52:	2500      	movs	r5, #0
 8006b54:	4628      	mov	r0, r5
 8006b56:	bd38      	pop	{r3, r4, r5, pc}
 8006b58:	b118      	cbz	r0, 8006b62 <_fflush_r+0x1a>
 8006b5a:	6a03      	ldr	r3, [r0, #32]
 8006b5c:	b90b      	cbnz	r3, 8006b62 <_fflush_r+0x1a>
 8006b5e:	f7fe f961 	bl	8004e24 <__sinit>
 8006b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d0f3      	beq.n	8006b52 <_fflush_r+0xa>
 8006b6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b6c:	07d0      	lsls	r0, r2, #31
 8006b6e:	d404      	bmi.n	8006b7a <_fflush_r+0x32>
 8006b70:	0599      	lsls	r1, r3, #22
 8006b72:	d402      	bmi.n	8006b7a <_fflush_r+0x32>
 8006b74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b76:	f7fe fb50 	bl	800521a <__retarget_lock_acquire_recursive>
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	4621      	mov	r1, r4
 8006b7e:	f7ff ff5f 	bl	8006a40 <__sflush_r>
 8006b82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b84:	07da      	lsls	r2, r3, #31
 8006b86:	4605      	mov	r5, r0
 8006b88:	d4e4      	bmi.n	8006b54 <_fflush_r+0xc>
 8006b8a:	89a3      	ldrh	r3, [r4, #12]
 8006b8c:	059b      	lsls	r3, r3, #22
 8006b8e:	d4e1      	bmi.n	8006b54 <_fflush_r+0xc>
 8006b90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b92:	f7fe fb43 	bl	800521c <__retarget_lock_release_recursive>
 8006b96:	e7dd      	b.n	8006b54 <_fflush_r+0xc>

08006b98 <__swhatbuf_r>:
 8006b98:	b570      	push	{r4, r5, r6, lr}
 8006b9a:	460c      	mov	r4, r1
 8006b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ba0:	2900      	cmp	r1, #0
 8006ba2:	b096      	sub	sp, #88	@ 0x58
 8006ba4:	4615      	mov	r5, r2
 8006ba6:	461e      	mov	r6, r3
 8006ba8:	da0d      	bge.n	8006bc6 <__swhatbuf_r+0x2e>
 8006baa:	89a3      	ldrh	r3, [r4, #12]
 8006bac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006bb0:	f04f 0100 	mov.w	r1, #0
 8006bb4:	bf14      	ite	ne
 8006bb6:	2340      	movne	r3, #64	@ 0x40
 8006bb8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	6031      	str	r1, [r6, #0]
 8006bc0:	602b      	str	r3, [r5, #0]
 8006bc2:	b016      	add	sp, #88	@ 0x58
 8006bc4:	bd70      	pop	{r4, r5, r6, pc}
 8006bc6:	466a      	mov	r2, sp
 8006bc8:	f000 f848 	bl	8006c5c <_fstat_r>
 8006bcc:	2800      	cmp	r0, #0
 8006bce:	dbec      	blt.n	8006baa <__swhatbuf_r+0x12>
 8006bd0:	9901      	ldr	r1, [sp, #4]
 8006bd2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006bd6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006bda:	4259      	negs	r1, r3
 8006bdc:	4159      	adcs	r1, r3
 8006bde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006be2:	e7eb      	b.n	8006bbc <__swhatbuf_r+0x24>

08006be4 <__smakebuf_r>:
 8006be4:	898b      	ldrh	r3, [r1, #12]
 8006be6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006be8:	079d      	lsls	r5, r3, #30
 8006bea:	4606      	mov	r6, r0
 8006bec:	460c      	mov	r4, r1
 8006bee:	d507      	bpl.n	8006c00 <__smakebuf_r+0x1c>
 8006bf0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006bf4:	6023      	str	r3, [r4, #0]
 8006bf6:	6123      	str	r3, [r4, #16]
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	6163      	str	r3, [r4, #20]
 8006bfc:	b003      	add	sp, #12
 8006bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c00:	ab01      	add	r3, sp, #4
 8006c02:	466a      	mov	r2, sp
 8006c04:	f7ff ffc8 	bl	8006b98 <__swhatbuf_r>
 8006c08:	9f00      	ldr	r7, [sp, #0]
 8006c0a:	4605      	mov	r5, r0
 8006c0c:	4639      	mov	r1, r7
 8006c0e:	4630      	mov	r0, r6
 8006c10:	f7ff f9c6 	bl	8005fa0 <_malloc_r>
 8006c14:	b948      	cbnz	r0, 8006c2a <__smakebuf_r+0x46>
 8006c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c1a:	059a      	lsls	r2, r3, #22
 8006c1c:	d4ee      	bmi.n	8006bfc <__smakebuf_r+0x18>
 8006c1e:	f023 0303 	bic.w	r3, r3, #3
 8006c22:	f043 0302 	orr.w	r3, r3, #2
 8006c26:	81a3      	strh	r3, [r4, #12]
 8006c28:	e7e2      	b.n	8006bf0 <__smakebuf_r+0xc>
 8006c2a:	89a3      	ldrh	r3, [r4, #12]
 8006c2c:	6020      	str	r0, [r4, #0]
 8006c2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c32:	81a3      	strh	r3, [r4, #12]
 8006c34:	9b01      	ldr	r3, [sp, #4]
 8006c36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006c3a:	b15b      	cbz	r3, 8006c54 <__smakebuf_r+0x70>
 8006c3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c40:	4630      	mov	r0, r6
 8006c42:	f000 f81d 	bl	8006c80 <_isatty_r>
 8006c46:	b128      	cbz	r0, 8006c54 <__smakebuf_r+0x70>
 8006c48:	89a3      	ldrh	r3, [r4, #12]
 8006c4a:	f023 0303 	bic.w	r3, r3, #3
 8006c4e:	f043 0301 	orr.w	r3, r3, #1
 8006c52:	81a3      	strh	r3, [r4, #12]
 8006c54:	89a3      	ldrh	r3, [r4, #12]
 8006c56:	431d      	orrs	r5, r3
 8006c58:	81a5      	strh	r5, [r4, #12]
 8006c5a:	e7cf      	b.n	8006bfc <__smakebuf_r+0x18>

08006c5c <_fstat_r>:
 8006c5c:	b538      	push	{r3, r4, r5, lr}
 8006c5e:	4d07      	ldr	r5, [pc, #28]	@ (8006c7c <_fstat_r+0x20>)
 8006c60:	2300      	movs	r3, #0
 8006c62:	4604      	mov	r4, r0
 8006c64:	4608      	mov	r0, r1
 8006c66:	4611      	mov	r1, r2
 8006c68:	602b      	str	r3, [r5, #0]
 8006c6a:	f7fa fc71 	bl	8001550 <_fstat>
 8006c6e:	1c43      	adds	r3, r0, #1
 8006c70:	d102      	bne.n	8006c78 <_fstat_r+0x1c>
 8006c72:	682b      	ldr	r3, [r5, #0]
 8006c74:	b103      	cbz	r3, 8006c78 <_fstat_r+0x1c>
 8006c76:	6023      	str	r3, [r4, #0]
 8006c78:	bd38      	pop	{r3, r4, r5, pc}
 8006c7a:	bf00      	nop
 8006c7c:	2000042c 	.word	0x2000042c

08006c80 <_isatty_r>:
 8006c80:	b538      	push	{r3, r4, r5, lr}
 8006c82:	4d06      	ldr	r5, [pc, #24]	@ (8006c9c <_isatty_r+0x1c>)
 8006c84:	2300      	movs	r3, #0
 8006c86:	4604      	mov	r4, r0
 8006c88:	4608      	mov	r0, r1
 8006c8a:	602b      	str	r3, [r5, #0]
 8006c8c:	f7fa fc70 	bl	8001570 <_isatty>
 8006c90:	1c43      	adds	r3, r0, #1
 8006c92:	d102      	bne.n	8006c9a <_isatty_r+0x1a>
 8006c94:	682b      	ldr	r3, [r5, #0]
 8006c96:	b103      	cbz	r3, 8006c9a <_isatty_r+0x1a>
 8006c98:	6023      	str	r3, [r4, #0]
 8006c9a:	bd38      	pop	{r3, r4, r5, pc}
 8006c9c:	2000042c 	.word	0x2000042c

08006ca0 <_sbrk_r>:
 8006ca0:	b538      	push	{r3, r4, r5, lr}
 8006ca2:	4d06      	ldr	r5, [pc, #24]	@ (8006cbc <_sbrk_r+0x1c>)
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	4604      	mov	r4, r0
 8006ca8:	4608      	mov	r0, r1
 8006caa:	602b      	str	r3, [r5, #0]
 8006cac:	f7fa fc78 	bl	80015a0 <_sbrk>
 8006cb0:	1c43      	adds	r3, r0, #1
 8006cb2:	d102      	bne.n	8006cba <_sbrk_r+0x1a>
 8006cb4:	682b      	ldr	r3, [r5, #0]
 8006cb6:	b103      	cbz	r3, 8006cba <_sbrk_r+0x1a>
 8006cb8:	6023      	str	r3, [r4, #0]
 8006cba:	bd38      	pop	{r3, r4, r5, pc}
 8006cbc:	2000042c 	.word	0x2000042c

08006cc0 <memcpy>:
 8006cc0:	440a      	add	r2, r1
 8006cc2:	4291      	cmp	r1, r2
 8006cc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006cc8:	d100      	bne.n	8006ccc <memcpy+0xc>
 8006cca:	4770      	bx	lr
 8006ccc:	b510      	push	{r4, lr}
 8006cce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cd6:	4291      	cmp	r1, r2
 8006cd8:	d1f9      	bne.n	8006cce <memcpy+0xe>
 8006cda:	bd10      	pop	{r4, pc}

08006cdc <__assert_func>:
 8006cdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006cde:	4614      	mov	r4, r2
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	4b09      	ldr	r3, [pc, #36]	@ (8006d08 <__assert_func+0x2c>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4605      	mov	r5, r0
 8006ce8:	68d8      	ldr	r0, [r3, #12]
 8006cea:	b954      	cbnz	r4, 8006d02 <__assert_func+0x26>
 8006cec:	4b07      	ldr	r3, [pc, #28]	@ (8006d0c <__assert_func+0x30>)
 8006cee:	461c      	mov	r4, r3
 8006cf0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006cf4:	9100      	str	r1, [sp, #0]
 8006cf6:	462b      	mov	r3, r5
 8006cf8:	4905      	ldr	r1, [pc, #20]	@ (8006d10 <__assert_func+0x34>)
 8006cfa:	f000 f841 	bl	8006d80 <fiprintf>
 8006cfe:	f000 f851 	bl	8006da4 <abort>
 8006d02:	4b04      	ldr	r3, [pc, #16]	@ (8006d14 <__assert_func+0x38>)
 8006d04:	e7f4      	b.n	8006cf0 <__assert_func+0x14>
 8006d06:	bf00      	nop
 8006d08:	20000018 	.word	0x20000018
 8006d0c:	08007166 	.word	0x08007166
 8006d10:	08007138 	.word	0x08007138
 8006d14:	0800712b 	.word	0x0800712b

08006d18 <_calloc_r>:
 8006d18:	b570      	push	{r4, r5, r6, lr}
 8006d1a:	fba1 5402 	umull	r5, r4, r1, r2
 8006d1e:	b93c      	cbnz	r4, 8006d30 <_calloc_r+0x18>
 8006d20:	4629      	mov	r1, r5
 8006d22:	f7ff f93d 	bl	8005fa0 <_malloc_r>
 8006d26:	4606      	mov	r6, r0
 8006d28:	b928      	cbnz	r0, 8006d36 <_calloc_r+0x1e>
 8006d2a:	2600      	movs	r6, #0
 8006d2c:	4630      	mov	r0, r6
 8006d2e:	bd70      	pop	{r4, r5, r6, pc}
 8006d30:	220c      	movs	r2, #12
 8006d32:	6002      	str	r2, [r0, #0]
 8006d34:	e7f9      	b.n	8006d2a <_calloc_r+0x12>
 8006d36:	462a      	mov	r2, r5
 8006d38:	4621      	mov	r1, r4
 8006d3a:	f7fe f9f1 	bl	8005120 <memset>
 8006d3e:	e7f5      	b.n	8006d2c <_calloc_r+0x14>

08006d40 <__ascii_mbtowc>:
 8006d40:	b082      	sub	sp, #8
 8006d42:	b901      	cbnz	r1, 8006d46 <__ascii_mbtowc+0x6>
 8006d44:	a901      	add	r1, sp, #4
 8006d46:	b142      	cbz	r2, 8006d5a <__ascii_mbtowc+0x1a>
 8006d48:	b14b      	cbz	r3, 8006d5e <__ascii_mbtowc+0x1e>
 8006d4a:	7813      	ldrb	r3, [r2, #0]
 8006d4c:	600b      	str	r3, [r1, #0]
 8006d4e:	7812      	ldrb	r2, [r2, #0]
 8006d50:	1e10      	subs	r0, r2, #0
 8006d52:	bf18      	it	ne
 8006d54:	2001      	movne	r0, #1
 8006d56:	b002      	add	sp, #8
 8006d58:	4770      	bx	lr
 8006d5a:	4610      	mov	r0, r2
 8006d5c:	e7fb      	b.n	8006d56 <__ascii_mbtowc+0x16>
 8006d5e:	f06f 0001 	mvn.w	r0, #1
 8006d62:	e7f8      	b.n	8006d56 <__ascii_mbtowc+0x16>

08006d64 <__ascii_wctomb>:
 8006d64:	4603      	mov	r3, r0
 8006d66:	4608      	mov	r0, r1
 8006d68:	b141      	cbz	r1, 8006d7c <__ascii_wctomb+0x18>
 8006d6a:	2aff      	cmp	r2, #255	@ 0xff
 8006d6c:	d904      	bls.n	8006d78 <__ascii_wctomb+0x14>
 8006d6e:	228a      	movs	r2, #138	@ 0x8a
 8006d70:	601a      	str	r2, [r3, #0]
 8006d72:	f04f 30ff 	mov.w	r0, #4294967295
 8006d76:	4770      	bx	lr
 8006d78:	700a      	strb	r2, [r1, #0]
 8006d7a:	2001      	movs	r0, #1
 8006d7c:	4770      	bx	lr
	...

08006d80 <fiprintf>:
 8006d80:	b40e      	push	{r1, r2, r3}
 8006d82:	b503      	push	{r0, r1, lr}
 8006d84:	4601      	mov	r1, r0
 8006d86:	ab03      	add	r3, sp, #12
 8006d88:	4805      	ldr	r0, [pc, #20]	@ (8006da0 <fiprintf+0x20>)
 8006d8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d8e:	6800      	ldr	r0, [r0, #0]
 8006d90:	9301      	str	r3, [sp, #4]
 8006d92:	f7ff fd3d 	bl	8006810 <_vfiprintf_r>
 8006d96:	b002      	add	sp, #8
 8006d98:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d9c:	b003      	add	sp, #12
 8006d9e:	4770      	bx	lr
 8006da0:	20000018 	.word	0x20000018

08006da4 <abort>:
 8006da4:	b508      	push	{r3, lr}
 8006da6:	2006      	movs	r0, #6
 8006da8:	f000 f82c 	bl	8006e04 <raise>
 8006dac:	2001      	movs	r0, #1
 8006dae:	f7fa fb7f 	bl	80014b0 <_exit>

08006db2 <_raise_r>:
 8006db2:	291f      	cmp	r1, #31
 8006db4:	b538      	push	{r3, r4, r5, lr}
 8006db6:	4605      	mov	r5, r0
 8006db8:	460c      	mov	r4, r1
 8006dba:	d904      	bls.n	8006dc6 <_raise_r+0x14>
 8006dbc:	2316      	movs	r3, #22
 8006dbe:	6003      	str	r3, [r0, #0]
 8006dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8006dc4:	bd38      	pop	{r3, r4, r5, pc}
 8006dc6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006dc8:	b112      	cbz	r2, 8006dd0 <_raise_r+0x1e>
 8006dca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006dce:	b94b      	cbnz	r3, 8006de4 <_raise_r+0x32>
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	f000 f831 	bl	8006e38 <_getpid_r>
 8006dd6:	4622      	mov	r2, r4
 8006dd8:	4601      	mov	r1, r0
 8006dda:	4628      	mov	r0, r5
 8006ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006de0:	f000 b818 	b.w	8006e14 <_kill_r>
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d00a      	beq.n	8006dfe <_raise_r+0x4c>
 8006de8:	1c59      	adds	r1, r3, #1
 8006dea:	d103      	bne.n	8006df4 <_raise_r+0x42>
 8006dec:	2316      	movs	r3, #22
 8006dee:	6003      	str	r3, [r0, #0]
 8006df0:	2001      	movs	r0, #1
 8006df2:	e7e7      	b.n	8006dc4 <_raise_r+0x12>
 8006df4:	2100      	movs	r1, #0
 8006df6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	4798      	blx	r3
 8006dfe:	2000      	movs	r0, #0
 8006e00:	e7e0      	b.n	8006dc4 <_raise_r+0x12>
	...

08006e04 <raise>:
 8006e04:	4b02      	ldr	r3, [pc, #8]	@ (8006e10 <raise+0xc>)
 8006e06:	4601      	mov	r1, r0
 8006e08:	6818      	ldr	r0, [r3, #0]
 8006e0a:	f7ff bfd2 	b.w	8006db2 <_raise_r>
 8006e0e:	bf00      	nop
 8006e10:	20000018 	.word	0x20000018

08006e14 <_kill_r>:
 8006e14:	b538      	push	{r3, r4, r5, lr}
 8006e16:	4d07      	ldr	r5, [pc, #28]	@ (8006e34 <_kill_r+0x20>)
 8006e18:	2300      	movs	r3, #0
 8006e1a:	4604      	mov	r4, r0
 8006e1c:	4608      	mov	r0, r1
 8006e1e:	4611      	mov	r1, r2
 8006e20:	602b      	str	r3, [r5, #0]
 8006e22:	f7fa fb35 	bl	8001490 <_kill>
 8006e26:	1c43      	adds	r3, r0, #1
 8006e28:	d102      	bne.n	8006e30 <_kill_r+0x1c>
 8006e2a:	682b      	ldr	r3, [r5, #0]
 8006e2c:	b103      	cbz	r3, 8006e30 <_kill_r+0x1c>
 8006e2e:	6023      	str	r3, [r4, #0]
 8006e30:	bd38      	pop	{r3, r4, r5, pc}
 8006e32:	bf00      	nop
 8006e34:	2000042c 	.word	0x2000042c

08006e38 <_getpid_r>:
 8006e38:	f7fa bb22 	b.w	8001480 <_getpid>

08006e3c <_init>:
 8006e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e3e:	bf00      	nop
 8006e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e42:	bc08      	pop	{r3}
 8006e44:	469e      	mov	lr, r3
 8006e46:	4770      	bx	lr

08006e48 <_fini>:
 8006e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4a:	bf00      	nop
 8006e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e4e:	bc08      	pop	{r3}
 8006e50:	469e      	mov	lr, r3
 8006e52:	4770      	bx	lr
