<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p678" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_678{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_678{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_678{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_678{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_678{left:145px;bottom:879px;}
#t6_678{left:182px;bottom:879px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t7_678{left:182px;bottom:863px;letter-spacing:-0.11px;}
#t8_678{left:182px;bottom:846px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t9_678{left:145px;bottom:817px;}
#ta_678{left:182px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tb_678{left:182px;bottom:800px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tc_678{left:145px;bottom:771px;}
#td_678{left:182px;bottom:771px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#te_678{left:182px;bottom:754px;letter-spacing:-0.15px;word-spacing:0.04px;}
#tf_678{left:145px;bottom:725px;}
#tg_678{left:182px;bottom:725px;letter-spacing:-0.1px;word-spacing:-0.51px;}
#th_678{left:182px;bottom:708px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ti_678{left:182px;bottom:691px;letter-spacing:-0.13px;}
#tj_678{left:145px;bottom:664px;letter-spacing:-0.1px;word-spacing:-0.78px;}
#tk_678{left:145px;bottom:647px;letter-spacing:-0.11px;word-spacing:0.04px;}
#tl_678{left:169px;bottom:620px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tm_678{left:169px;bottom:606px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tn_678{left:169px;bottom:591px;letter-spacing:-0.27px;}
#to_678{left:258px;bottom:591px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tp_678{left:169px;bottom:576px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tq_678{left:169px;bottom:561px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tr_678{left:169px;bottom:547px;letter-spacing:-0.27px;}
#ts_678{left:258px;bottom:547px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#tt_678{left:169px;bottom:532px;letter-spacing:-0.24px;}
#tu_678{left:80px;bottom:489px;letter-spacing:0.16px;}
#tv_678{left:145px;bottom:489px;letter-spacing:0.14px;word-spacing:0.02px;}
#tw_678{left:145px;bottom:461px;letter-spacing:-0.11px;}
#tx_678{left:145px;bottom:432px;}
#ty_678{left:182px;bottom:432px;letter-spacing:-0.12px;word-spacing:-0.77px;}
#tz_678{left:182px;bottom:416px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t10_678{left:145px;bottom:387px;}
#t11_678{left:182px;bottom:387px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_678{left:182px;bottom:370px;letter-spacing:-0.11px;}
#t13_678{left:182px;bottom:353px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t14_678{left:145px;bottom:324px;}
#t15_678{left:182px;bottom:324px;letter-spacing:-0.11px;}
#t16_678{left:182px;bottom:307px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t17_678{left:182px;bottom:290px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t18_678{left:145px;bottom:261px;}
#t19_678{left:182px;bottom:261px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1a_678{left:145px;bottom:232px;}
#t1b_678{left:182px;bottom:232px;letter-spacing:-0.12px;}
#t1c_678{left:182px;bottom:215px;letter-spacing:-0.12px;word-spacing:-0.63px;}
#t1d_678{left:182px;bottom:199px;letter-spacing:-0.11px;}
#t1e_678{left:145px;bottom:170px;}
#t1f_678{left:182px;bottom:170px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t1g_678{left:182px;bottom:153px;letter-spacing:-0.12px;word-spacing:-0.08px;}
#t1h_678{left:182px;bottom:136px;letter-spacing:-0.11px;word-spacing:-0.8px;}
#t1i_678{left:182px;bottom:119px;letter-spacing:-0.13px;word-spacing:-0.02px;}

.s1_678{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_678{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_678{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_678{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_678{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.t.v0_678{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts678" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg678Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg678" style="-webkit-user-select: none;"><object width="825" height="990" data="678/678.svg" type="image/svg+xml" id="pdf678" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_678" class="t s1_678">Memory Order Model </span>
<span id="t2_678" class="t s2_678">B2-22 </span><span id="t3_678" class="t s1_678">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_678" class="t s2_678">ARM DDI 0100I </span>
<span id="t5_678" class="t s3_678">• </span><span id="t6_678" class="t s3_678">The ordering of a Data (or unified) cache maintenance operation by Set/Way relative to any explicit </span>
<span id="t7_678" class="t s3_678">load or store on the same processor is not restricted. Where the ordering is to be restricted, a DMB </span>
<span id="t8_678" class="t s3_678">operation must be inserted to enforce ordering. </span>
<span id="t9_678" class="t s3_678">• </span><span id="ta_678" class="t s3_678">The execution of a Data (or unified) cache maintenance operation by Set/Way is not necessarily </span>
<span id="tb_678" class="t s3_678">visible to other observers within the system until a DSB operation has been executed. </span>
<span id="tc_678" class="t s3_678">• </span><span id="td_678" class="t s3_678">The execution of an Instruction cache maintenance operation is only guaranteed to be complete after </span>
<span id="te_678" class="t s3_678">the execution of a DSB barrier. </span>
<span id="tf_678" class="t s3_678">• </span><span id="tg_678" class="t s3_678">The completion of an Instruction cache maintenance operation is only guaranteed to be visible to the </span>
<span id="th_678" class="t s3_678">instruction fetch after the execution of a PrefetchFlush operation or an exception or return from </span>
<span id="ti_678" class="t s3_678">exception. </span>
<span id="tj_678" class="t s3_678">As a result of the last two points, the sequence of cache cleaning operations for a line of self-modifying code </span>
<span id="tk_678" class="t s3_678">on a uniprocessor system is: </span>
<span id="tl_678" class="t v0_678 s4_678">STR rx, [Instruction location] </span>
<span id="tm_678" class="t v0_678 s4_678">Clean Data cache by MVA to point of unification [instruction location] </span>
<span id="tn_678" class="t v0_678 s4_678">DSB </span><span id="to_678" class="t v0_678 s4_678">; ensures visibility of the data cleaned from the D Cache </span>
<span id="tp_678" class="t v0_678 s4_678">Invalidate Instruction cache by MVA [instruction location] </span>
<span id="tq_678" class="t v0_678 s4_678">Invalidate BTB entry by MVA [instruction location] </span>
<span id="tr_678" class="t v0_678 s4_678">DSB </span><span id="ts_678" class="t v0_678 s4_678">; ensures completion of the ICache invalidation </span>
<span id="tt_678" class="t v0_678 s4_678">PrefetchFlush </span>
<span id="tu_678" class="t s5_678">B2.7.3 </span><span id="tv_678" class="t s5_678">TLB maintenance operations and the memory order model </span>
<span id="tw_678" class="t s3_678">The following rules apply to the TLB maintenance operations with respect to the memory order model: </span>
<span id="tx_678" class="t s3_678">• </span><span id="ty_678" class="t s3_678">The completion of a TLB maintenance operation is only guaranteed to be completed by the execution </span>
<span id="tz_678" class="t s3_678">of a DSB instruction. </span>
<span id="t10_678" class="t s3_678">• </span><span id="t11_678" class="t s3_678">PrefetchFlush, or a return from an exception, causes the effect of all completed TLB maintenance </span>
<span id="t12_678" class="t s3_678">operations appearing in program order prior to the PrefetchFlush or return from exception to be </span>
<span id="t13_678" class="t s3_678">visible to all subsequent instructions (including the instruction fetch for those instructions). </span>
<span id="t14_678" class="t s3_678">• </span><span id="t15_678" class="t s3_678">An exception causes all completed TLB maintenance operations which appear in the instruction </span>
<span id="t16_678" class="t s3_678">stream prior to the point that the exception was taken to be visible to all subsequent instructions </span>
<span id="t17_678" class="t s3_678">(including the instruction fetch for those instructions). </span>
<span id="t18_678" class="t s3_678">• </span><span id="t19_678" class="t s3_678">All TLB Maintenance operations are executed in program order relative to each other. </span>
<span id="t1a_678" class="t s3_678">• </span><span id="t1b_678" class="t s3_678">The execution of a data (or unified) TLB maintenance operation is guaranteed by hardware not to </span>
<span id="t1c_678" class="t s3_678">affect any explicit memory transaction of any instructions which appear in program order prior to the </span>
<span id="t1d_678" class="t s3_678">TLB maintenance operation. As a result, no memory barrier is required. </span>
<span id="t1e_678" class="t s3_678">• </span><span id="t1f_678" class="t s3_678">The execution of a data (or unified) TLB maintenance operation is only guaranteed to be visible to a </span>
<span id="t1g_678" class="t s3_678">subsequent explicit load or store after the execution of a DSB operation to ensure the completion of </span>
<span id="t1h_678" class="t s3_678">the TLB operation and a subsequent PrefetchFlush operation, the taking of an exception, or the return </span>
<span id="t1i_678" class="t s3_678">from an exception. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
