Unibus signals

A00-A17		Address lines
D00-D15		Data lines
C0, C1		Control lines for transfer type
MSYNC, SSYNC	Data strobing and acknowledge
PA, PB		Device parity (from memory parity controllers)
INTR		Interrupt request
BR4-BR7		Priority bus request lines
BG4-BG7		Bus grant lines
NPR		Non-processor request (DMA)
NPG		Non-processor grant
SSACK		Selection acknowledge (for bus grants)
BBSY		Bus busy for data transfers
INIT		Initialize the bus (power up or reset instruction)
AC LO		AC power has gone (causes power fail interrupt)
DC LO		DC gone (too late!)

--------------

Unibus Signals
 
Name	High/Low	Termination	UNIBUS	SPC
			Type		Cable	Backplane

INITIALIZATION AND SHUTDOWN

DC LO L		L	Slow		BF2	CN1
AC LO L		L	Slow		BF1	CV1
INIT L		L	Fast		AA1	DL1

ARBITRATION
 
NPR	L	L	Fast		AS2	FJ1
BR7	L	L	Fast		AT2	DD2
BR6	L	L	Fast		AU2	DE2
BR5	L	L	Fast		BC1	DF2
BR4	L	L	Fast		BD2	DH2
NPG	H	H	Grant		AU1	In-CA1; Out-CB1
BG7	H	H	Grant		AV1	In-DK2; Out-DL2
BG6	H	H	Grant		BA1	In-DM2; Out-DN2
BG5	H	H	Grant		BB1	In-DP2; Out-DR2
BG4	H	H	Grant		BE2	In-DS2; Out-DT2
SACK	L	L	Fast		AR2	FT2

DATA TRANSFER

A00	L	L	Fast		BH2	EH2
A01	L	L	Fast		BH1	EH1	 
A02	L	L	Fast		BJ2	EF1
A03	L	L	Fast		BJ1	EV2
A04	L	L	Fast		BK2	EU2	 
A05	L	L	Fast		BK1	EV1	 
A06	L	L	Fast		BL2	EU1	 
A07	L	L	Fast		BL1	EP2	 
A08	L	L	Fast		BM2	EN2	 
A09	L	L	Fast		BM1	ER1	 
A10	L	L	Fast		BN2	EP1	 
A11	L	L	Fast		BN1	EL1	 
A12	L	L	Fast		BP2	EC1	 
A13	L	L	Fast		BP1	EK2
A14	L	L	Fast		BR2	EK1
A15	L	L	Fast		BR1	ED2	 
A16	L	L	Fast		BS2	EE2	 
A17	L	L	Fast		BS1	ED1	 

C0 L		L	Fast		BU2	EJ2	 
C1 L		L	Fast		BT2	EF2	 

D00	L	L	Fast		AC1	CS2
D01	L	L	Fast		AD2	CR2	 
D02	L	L	Fast		AD1	CU2, FE2*
D03	L	L	Fast		AE2	CT2, FL1*
D04	L	L	Fast		AE1	CN2, FN2*
D05	L	L	Fast		AF2	CP2, FF1*
D06	L	L	Fast		AF1	CV2, FF2*
D07	L	L	Fast		AH2	CM2, FH1*
D08	L	L	Fast		AH1	CL2, FK1*
D09	L	L	Fast		AJ2	CK2	 
D10	L	L	Fast		AJ1	CJ2	 
D11	L	L	Fast		AK2	CH1	 
D12	L	L	Fast		AK1	CH2	 
D13	L	L	Fast		AL2	CF2	 
D14	L	L	Fast		AL1	CE2	 
D15	L	L	Fast		AM2	CD2	 

PA	L	L	Fast		AM1	CC1	 
PB	L	L	Fast		AN2	CS1	 
BBSY	L	L	Fast		AP2	FD1	 
MSYN	L	L	Fast		BV1	EE1	  
INTR	L	L	Fast		AB1	FM1	 
SSYN	L	L	Fast		BU1	EJ1, FC1*

MISCELLANEOUS
 
BOOT ENABL L	L	N/A		<NONE>	AR1
HALT REQ L	L	N/A		<NONE>	CP1
HALT GRANT L	L	N/A		<NONE>	CR1
LTC		N/A	N/A		<NONE>	CD1

* FOR FORWARD COMPATIBILITY, USE THE FIRST PIN RATHER THAN THE SECOND

--------------

AA1	INIT L
AA2	POWER +5V
AB1	INTR L
AB2	GROUND
AC1	D00 L
AC2	GROUND
AD1	D02 L
AD2	D01 L
AE1	D04 L
AE2	D03 L
AF1	D06 L
AF2	D05 L
AH1	D08 L
AH2	D07 L
AJ1	D10 L
AJ2	D09 L
AK1	D12 L
AK2	D11 L
AL1	D14 L
AL2	D13 L
AM1	PA L
AM2	D15 L
AN1	GROUND
AN2	PB L
AP1	GROUND
AP2	BBSY L
AR1	GROUND		BOOT ENABL L?
AR2	SACK L
AS1	GROUND
AS2	NPR L
AT1	GROUND
AT2	BR7 L
AU1	NPG H
AU2	BR6 L
AV1	BG7 H
AV2	GROUND

BA1	BG6 H
BA2	POWER +5V
BB1	BG5 H
BB2	GROUND
BC1	R5 L
BC2	GROUND
BD1	GROUND
BD2	BR4 L
BE1	GROUND
BE2	BG4 H
BF1	AC LO L
BF2	DC LO L
BH1	A01 L
BH2	A00 L
BJ1	A03 L
BJ2	A02 L
BK1	A05 L
BK2	A04 L
BL1	A07 L
BL2	A06 L
BM1	A09 L
BM2	A08 L
BN1	A11 L
BN2	A10 L
BP1	A13 L
BP2	A12 L
BR1	A15 L
BR2	A14 L
BS1	A17 L
BS2	A16 L
BT1	GROUND
BT2	C1 L
BU1	SSYN L
BU2	C0 L
BV1	MSYN L
BV2	GROUND

----

SPC PRIME

CA1	NPG IN
CA2	POWER +5V
CB1	NPG OUT
CB2	POWER -15V
CC1	PA L
CC2	GROUND
CD1	LTC
CD2	D15 L
CE1	TP 
CE2	D14 L
CF1	TP
CF2	D13 L
CH1	D11 L
CH2	D12 L
CJ1	A INT B
CJ2	D10 L
CK1	TP
CK2	D09 L
CL1	A INT ENBB
CL2	D08 L
CM1	TP
CM2	D07 L
CN1	DC LO L
CN2	D04 L
CP1	HALT REQ L
CP2	D05 L
CR1	HALT GRANT L
CR2	D01 L
CS1	PB L
CS2	D00 L
CT1	GROUND
CT2	D03 L
CU1	POWER +15V
CU2	D02 L
CV1	AC LO L		AC LOI
CV2	D06 L

DA1	TP
DA2	POWER +5V
DB1	TP
DB2	POWER -15V
DC1	A SEL 6
DC2	GROUND
DD1	A OUT LOW
DD2	BR7 L
DE1	A SEL 4
DE2	BR6 L
DF1	A SEL 0
DF2	BR5 L
DH1	A IN
DH2	BR4 L
DJ1	A SEL 2
DJ2	A BR OUT
DK1	A OUT
DK2	BG7 SO
DL1	INIT L
DL2	BG7 OUT
DM1	AINT ENBA
DM2	BG6 SO
DN1	AINT A
DN2	BG6 OUT
DP1	TP
DP2	BG5 SO
DR1	TP
DR2	BG5 OUT
DS1	TP
DS2	BG4 SO
DT1	GROUND
DT2	BG4 OUT
DU1	TP 
DU2	ABG IN
DV1	ASSYN IN H
DV2	ABG OUT

EA1	GROUND
EA2	POWER +5V
EB1	ASSYN IN H
EB2	POWER -15V
EC1	A12 L
EC2	GROUND
ED1	A17 L
ED2	A15 L
EE1	MSYN L
EE2	A16 L
EF1	A02 L
EF2	C1 L
EH1	A01 L
EH2	A00 L
EJ1	SSYN L
EJ2	C0 L
EK1	A14 L
EK2	A13 L
EL1	A11 L
EL2	TP
EM1	AIN
EM2	AOUT HIGH
EN1	AOUT L
EN2	A08 L
EP1	A10 L
EP2	A07 L
ER1	A09 L
ER2	ASEL 4
ES1	ASEL 6
ES2	ASEL 0
ET1	GROUND
ET2	ASEL 2
EU1	A06 L
EU2	A04 L
EV1	A05 L
EV2	A03 L

FA1	ABG OUT
FA2	POWER +5V
FB1	ABG IN
FB2	POWER -15V
FC1	SSYN L 
FC2	GROUND
FD1	BBSY L
FD2	F01 N1
FE1	F01 V2
FE2	D02 L
FF1	D05 L
FF2	D06 L
FH1	D07 L
FH2	A INT ENB B
FJ1	NPR L
FJ2	GROUND A
FK1	D08 L
FK2	A INT B
FL1	D03 L
FL2	F01 L2
FM1	INTR L
FM2	F01 M2
FN1	F01 N1
FN2	D04 L
FP1	ABR OUT
FP2	F01 P2
FR1	F01 L2
FR2	F01 N1
FS1	F01 M2
FS2	F01 P2
FT1	GROUND
FT2	SACK L
FU1	A INT A
FU2	ABR OUT
FV1	A INT ENA A
FV2	F01 F01


Unknown signals

A INT A
A INT ENBB
A INT ENB B
A INT ENA A

ASSYN IN H
AIN
AOUT HIGH
AOUT L

ASEL 6
ASEL 4
ASEL 2
ASEL 0

ABG OUT
ABG IN
ABR OUT

F01 V2
F01 L2
F01 M2
F01 N1
F01 P2
F01 F01
