.LSTOUT -
.IF .NOT .DEFINED __1986BE1X_INC__
    __1986BE1X_INC__ .DEFINE 1
;*****************************************************************************
; SFR Bit Declarations for:
;
;  Milandr 1986BE1T
;
; (C) 2012, Phyton
;
;*****************************************************************************

.INCLUDE '_reg_mac.inc'

_DEFINE_SFR CAN1_CONTROL, 040000000H, D
; Bit Declarations for CAN1_CONTROL
CAN1_CONTROL_CAN_EN              .DEFINE  01H
CAN1_CONTROL_ROM                 .DEFINE  02H
CAN1_CONTROL_STM                 .DEFINE  04H
CAN1_CONTROL_SAP                 .DEFINE  08H
CAN1_CONTROL_ROP                 .DEFINE  010H

_DEFINE_SFR CAN1_STATUS, 040000004H, D
; Bit Declarations for CAN1_STATUS
CAN1_STATUS_RX_READY             .DEFINE  01H
CAN1_STATUS_TX_READY             .DEFINE  02H
CAN1_STATUS_ERROR_OVER           .DEFINE  04H
CAN1_STATUS_BIT_ERR              .DEFINE  08H
CAN1_STATUS_BIT_STUFF_ERR        .DEFINE  010H
CAN1_STATUS_CRC_ERR              .DEFINE  020H
CAN1_STATUS_FRAME_ERR            .DEFINE  040H
CAN1_STATUS_ACK_ERR              .DEFINE  080H
CAN1_STATUS_IDLOWER              .DEFINE  0100H
CAN1_STATUS_ERR_STATUS           .DEFINE  0600H
CAN1_STATUS_RX_ERR_CNT8          .DEFINE  0800H
CAN1_STATUS_TX_ERR_CNT8          .DEFINE  01000H
CAN1_STATUS_RX_ERR_CNT           .DEFINE  0FF0000H
CAN1_STATUS_TX_ERR_CNT           .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BITTMNG, 040000008H, D
; Bit Declarations for CAN1_BITTMNG
CAN1_BITTMNG_BRP                 .DEFINE  0FFFFH
CAN1_BITTMNG_PSEG                .DEFINE  070000H
CAN1_BITTMNG_SEG1                .DEFINE  0380000H
CAN1_BITTMNG_SEG2                .DEFINE  01C00000H
CAN1_BITTMNG_SJW                 .DEFINE  06000000H
CAN1_BITTMNG_SB                  .DEFINE  08000000H

_DEFINE_SFR CAN1_INT_EN, 040000010H, D
; Bit Declarations for CAN1_INT_EN
CAN1_INT_EN_GLB_INT_EN           .DEFINE  01H
CAN1_INT_EN_RX_INT_EN            .DEFINE  02H
CAN1_INT_EN_TX_INT_EN            .DEFINE  04H
CAN1_INT_EN_ERR_INT_EN           .DEFINE  08H
CAN1_INT_EN_ERR_OVER_INT_EN      .DEFINE  010H

_DEFINE_SFR CAN1_OVER, 04000001CH, D
; Bit Declarations for CAN1_OVER
CAN1_OVER_ERROR_MAX              .DEFINE  0FFH

_DEFINE_SFR CAN1_RXID, 040000020H, D
; Bit Declarations for CAN1_RXID
CAN1_RXID_EID                    .DEFINE  03FFFFH
CAN1_RXID_SID                    .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_RXDLC, 040000024H, D
; Bit Declarations for CAN1_RXDLC
CAN1_RXDLC_DLC                   .DEFINE  0FH
CAN1_RXDLC_RTR                   .DEFINE  0100H
CAN1_RXDLC_R1                    .DEFINE  0200H
CAN1_RXDLC_R0                    .DEFINE  0400H
CAN1_RXDLC_SSR                   .DEFINE  0800H
CAN1_RXDLC_IDE                   .DEFINE  01000H

_DEFINE_SFR CAN1_RXDATAL, 040000028H, D
; Bit Declarations for CAN1_RXDATAL
CAN1_RXDATAL_DB0                 .DEFINE  0FFH
CAN1_RXDATAL_DB1                 .DEFINE  0FF00H
CAN1_RXDATAL_DB2                 .DEFINE  0FF0000H
CAN1_RXDATAL_DB3                 .DEFINE  0FF000000H

_DEFINE_SFR CAN1_RXDATAH, 04000002CH, D
; Bit Declarations for CAN1_RXDATAH
CAN1_RXDATAH_DB4                 .DEFINE  0FFH
CAN1_RXDATAH_DB5                 .DEFINE  0FF00H
CAN1_RXDATAH_DB6                 .DEFINE  0FF0000H
CAN1_RXDATAH_DB7                 .DEFINE  0FF000000H

_DEFINE_SFR CAN1_TXID, 040000030H, D
; Bit Declarations for CAN1_TXID
CAN1_TXID_EID                    .DEFINE  03FFFFH
CAN1_TXID_SID                    .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_TXDLC, 040000034H, D
; Bit Declarations for CAN1_TXDLC
CAN1_TXDLC_DLC                   .DEFINE  0FH
CAN1_TXDLC_RTR                   .DEFINE  0100H
CAN1_TXDLC_R1                    .DEFINE  0200H
CAN1_TXDLC_R0                    .DEFINE  0400H
CAN1_TXDLC_SSR                   .DEFINE  0800H
CAN1_TXDLC_IDE                   .DEFINE  01000H

_DEFINE_SFR CAN1_DATAL, 040000038H, D
; Bit Declarations for CAN1_DATAL
CAN1_DATAL_DB0                   .DEFINE  0FFH
CAN1_DATAL_DB1                   .DEFINE  0FF00H
CAN1_DATAL_DB2                   .DEFINE  0FF0000H
CAN1_DATAL_DB3                   .DEFINE  0FF000000H

_DEFINE_SFR CAN1_DATAH, 04000003CH, D
; Bit Declarations for CAN1_DATAH
CAN1_DATAH_DB4                   .DEFINE  0FFH
CAN1_DATAH_DB5                   .DEFINE  0FF00H
CAN1_DATAH_DB6                   .DEFINE  0FF0000H
CAN1_DATAH_DB7                   .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_CON00, 040000040H, D
; Bit Declarations for CAN1_BUF_CON00
CAN1_BUF_CON00_EN                .DEFINE  01H
CAN1_BUF_CON00_RX_TXn            .DEFINE  02H
CAN1_BUF_CON00_OVER_EN           .DEFINE  04H
CAN1_BUF_CON00_RTR_EN            .DEFINE  08H
CAN1_BUF_CON00_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON00_TX_REQ            .DEFINE  020H
CAN1_BUF_CON00_RX_FULL           .DEFINE  040H
CAN1_BUF_CON00_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON01, 040000044H, D
; Bit Declarations for CAN1_BUF_CON01
CAN1_BUF_CON01_EN                .DEFINE  01H
CAN1_BUF_CON01_RX_TXn            .DEFINE  02H
CAN1_BUF_CON01_OVER_EN           .DEFINE  04H
CAN1_BUF_CON01_RTR_EN            .DEFINE  08H
CAN1_BUF_CON01_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON01_TX_REQ            .DEFINE  020H
CAN1_BUF_CON01_RX_FULL           .DEFINE  040H
CAN1_BUF_CON01_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON02, 040000048H, D
; Bit Declarations for CAN1_BUF_CON02
CAN1_BUF_CON02_EN                .DEFINE  01H
CAN1_BUF_CON02_RX_TXn            .DEFINE  02H
CAN1_BUF_CON02_OVER_EN           .DEFINE  04H
CAN1_BUF_CON02_RTR_EN            .DEFINE  08H
CAN1_BUF_CON02_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON02_TX_REQ            .DEFINE  020H
CAN1_BUF_CON02_RX_FULL           .DEFINE  040H
CAN1_BUF_CON02_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON03, 04000004CH, D
; Bit Declarations for CAN1_BUF_CON03
CAN1_BUF_CON03_EN                .DEFINE  01H
CAN1_BUF_CON03_RX_TXn            .DEFINE  02H
CAN1_BUF_CON03_OVER_EN           .DEFINE  04H
CAN1_BUF_CON03_RTR_EN            .DEFINE  08H
CAN1_BUF_CON03_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON03_TX_REQ            .DEFINE  020H
CAN1_BUF_CON03_RX_FULL           .DEFINE  040H
CAN1_BUF_CON03_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON04, 040000050H, D
; Bit Declarations for CAN1_BUF_CON04
CAN1_BUF_CON04_EN                .DEFINE  01H
CAN1_BUF_CON04_RX_TXn            .DEFINE  02H
CAN1_BUF_CON04_OVER_EN           .DEFINE  04H
CAN1_BUF_CON04_RTR_EN            .DEFINE  08H
CAN1_BUF_CON04_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON04_TX_REQ            .DEFINE  020H
CAN1_BUF_CON04_RX_FULL           .DEFINE  040H
CAN1_BUF_CON04_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON05, 040000054H, D
; Bit Declarations for CAN1_BUF_CON05
CAN1_BUF_CON05_EN                .DEFINE  01H
CAN1_BUF_CON05_RX_TXn            .DEFINE  02H
CAN1_BUF_CON05_OVER_EN           .DEFINE  04H
CAN1_BUF_CON05_RTR_EN            .DEFINE  08H
CAN1_BUF_CON05_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON05_TX_REQ            .DEFINE  020H
CAN1_BUF_CON05_RX_FULL           .DEFINE  040H
CAN1_BUF_CON05_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON06, 040000058H, D
; Bit Declarations for CAN1_BUF_CON06
CAN1_BUF_CON06_EN                .DEFINE  01H
CAN1_BUF_CON06_RX_TXn            .DEFINE  02H
CAN1_BUF_CON06_OVER_EN           .DEFINE  04H
CAN1_BUF_CON06_RTR_EN            .DEFINE  08H
CAN1_BUF_CON06_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON06_TX_REQ            .DEFINE  020H
CAN1_BUF_CON06_RX_FULL           .DEFINE  040H
CAN1_BUF_CON06_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON07, 04000005CH, D
; Bit Declarations for CAN1_BUF_CON07
CAN1_BUF_CON07_EN                .DEFINE  01H
CAN1_BUF_CON07_RX_TXn            .DEFINE  02H
CAN1_BUF_CON07_OVER_EN           .DEFINE  04H
CAN1_BUF_CON07_RTR_EN            .DEFINE  08H
CAN1_BUF_CON07_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON07_TX_REQ            .DEFINE  020H
CAN1_BUF_CON07_RX_FULL           .DEFINE  040H
CAN1_BUF_CON07_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON08, 040000060H, D
; Bit Declarations for CAN1_BUF_CON08
CAN1_BUF_CON08_EN                .DEFINE  01H
CAN1_BUF_CON08_RX_TXn            .DEFINE  02H
CAN1_BUF_CON08_OVER_EN           .DEFINE  04H
CAN1_BUF_CON08_RTR_EN            .DEFINE  08H
CAN1_BUF_CON08_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON08_TX_REQ            .DEFINE  020H
CAN1_BUF_CON08_RX_FULL           .DEFINE  040H
CAN1_BUF_CON08_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON09, 040000064H, D
; Bit Declarations for CAN1_BUF_CON09
CAN1_BUF_CON09_EN                .DEFINE  01H
CAN1_BUF_CON09_RX_TXn            .DEFINE  02H
CAN1_BUF_CON09_OVER_EN           .DEFINE  04H
CAN1_BUF_CON09_RTR_EN            .DEFINE  08H
CAN1_BUF_CON09_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON09_TX_REQ            .DEFINE  020H
CAN1_BUF_CON09_RX_FULL           .DEFINE  040H
CAN1_BUF_CON09_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON10, 040000068H, D
; Bit Declarations for CAN1_BUF_CON10
CAN1_BUF_CON10_EN                .DEFINE  01H
CAN1_BUF_CON10_RX_TXn            .DEFINE  02H
CAN1_BUF_CON10_OVER_EN           .DEFINE  04H
CAN1_BUF_CON10_RTR_EN            .DEFINE  08H
CAN1_BUF_CON10_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON10_TX_REQ            .DEFINE  020H
CAN1_BUF_CON10_RX_FULL           .DEFINE  040H
CAN1_BUF_CON10_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON11, 04000006CH, D
; Bit Declarations for CAN1_BUF_CON11
CAN1_BUF_CON11_EN                .DEFINE  01H
CAN1_BUF_CON11_RX_TXn            .DEFINE  02H
CAN1_BUF_CON11_OVER_EN           .DEFINE  04H
CAN1_BUF_CON11_RTR_EN            .DEFINE  08H
CAN1_BUF_CON11_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON11_TX_REQ            .DEFINE  020H
CAN1_BUF_CON11_RX_FULL           .DEFINE  040H
CAN1_BUF_CON11_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON12, 040000070H, D
; Bit Declarations for CAN1_BUF_CON12
CAN1_BUF_CON12_EN                .DEFINE  01H
CAN1_BUF_CON12_RX_TXn            .DEFINE  02H
CAN1_BUF_CON12_OVER_EN           .DEFINE  04H
CAN1_BUF_CON12_RTR_EN            .DEFINE  08H
CAN1_BUF_CON12_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON12_TX_REQ            .DEFINE  020H
CAN1_BUF_CON12_RX_FULL           .DEFINE  040H
CAN1_BUF_CON12_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON13, 040000074H, D
; Bit Declarations for CAN1_BUF_CON13
CAN1_BUF_CON13_EN                .DEFINE  01H
CAN1_BUF_CON13_RX_TXn            .DEFINE  02H
CAN1_BUF_CON13_OVER_EN           .DEFINE  04H
CAN1_BUF_CON13_RTR_EN            .DEFINE  08H
CAN1_BUF_CON13_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON13_TX_REQ            .DEFINE  020H
CAN1_BUF_CON13_RX_FULL           .DEFINE  040H
CAN1_BUF_CON13_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON14, 040000078H, D
; Bit Declarations for CAN1_BUF_CON14
CAN1_BUF_CON14_EN                .DEFINE  01H
CAN1_BUF_CON14_RX_TXn            .DEFINE  02H
CAN1_BUF_CON14_OVER_EN           .DEFINE  04H
CAN1_BUF_CON14_RTR_EN            .DEFINE  08H
CAN1_BUF_CON14_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON14_TX_REQ            .DEFINE  020H
CAN1_BUF_CON14_RX_FULL           .DEFINE  040H
CAN1_BUF_CON14_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON15, 04000007CH, D
; Bit Declarations for CAN1_BUF_CON15
CAN1_BUF_CON15_EN                .DEFINE  01H
CAN1_BUF_CON15_RX_TXn            .DEFINE  02H
CAN1_BUF_CON15_OVER_EN           .DEFINE  04H
CAN1_BUF_CON15_RTR_EN            .DEFINE  08H
CAN1_BUF_CON15_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON15_TX_REQ            .DEFINE  020H
CAN1_BUF_CON15_RX_FULL           .DEFINE  040H
CAN1_BUF_CON15_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON16, 040000080H, D
; Bit Declarations for CAN1_BUF_CON16
CAN1_BUF_CON16_EN                .DEFINE  01H
CAN1_BUF_CON16_RX_TXn            .DEFINE  02H
CAN1_BUF_CON16_OVER_EN           .DEFINE  04H
CAN1_BUF_CON16_RTR_EN            .DEFINE  08H
CAN1_BUF_CON16_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON16_TX_REQ            .DEFINE  020H
CAN1_BUF_CON16_RX_FULL           .DEFINE  040H
CAN1_BUF_CON16_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON17, 040000084H, D
; Bit Declarations for CAN1_BUF_CON17
CAN1_BUF_CON17_EN                .DEFINE  01H
CAN1_BUF_CON17_RX_TXn            .DEFINE  02H
CAN1_BUF_CON17_OVER_EN           .DEFINE  04H
CAN1_BUF_CON17_RTR_EN            .DEFINE  08H
CAN1_BUF_CON17_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON17_TX_REQ            .DEFINE  020H
CAN1_BUF_CON17_RX_FULL           .DEFINE  040H
CAN1_BUF_CON17_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON18, 040000088H, D
; Bit Declarations for CAN1_BUF_CON18
CAN1_BUF_CON18_EN                .DEFINE  01H
CAN1_BUF_CON18_RX_TXn            .DEFINE  02H
CAN1_BUF_CON18_OVER_EN           .DEFINE  04H
CAN1_BUF_CON18_RTR_EN            .DEFINE  08H
CAN1_BUF_CON18_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON18_TX_REQ            .DEFINE  020H
CAN1_BUF_CON18_RX_FULL           .DEFINE  040H
CAN1_BUF_CON18_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON19, 04000008CH, D
; Bit Declarations for CAN1_BUF_CON19
CAN1_BUF_CON19_EN                .DEFINE  01H
CAN1_BUF_CON19_RX_TXn            .DEFINE  02H
CAN1_BUF_CON19_OVER_EN           .DEFINE  04H
CAN1_BUF_CON19_RTR_EN            .DEFINE  08H
CAN1_BUF_CON19_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON19_TX_REQ            .DEFINE  020H
CAN1_BUF_CON19_RX_FULL           .DEFINE  040H
CAN1_BUF_CON19_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON20, 040000090H, D
; Bit Declarations for CAN1_BUF_CON20
CAN1_BUF_CON20_EN                .DEFINE  01H
CAN1_BUF_CON20_RX_TXn            .DEFINE  02H
CAN1_BUF_CON20_OVER_EN           .DEFINE  04H
CAN1_BUF_CON20_RTR_EN            .DEFINE  08H
CAN1_BUF_CON20_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON20_TX_REQ            .DEFINE  020H
CAN1_BUF_CON20_RX_FULL           .DEFINE  040H
CAN1_BUF_CON20_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON21, 040000094H, D
; Bit Declarations for CAN1_BUF_CON21
CAN1_BUF_CON21_EN                .DEFINE  01H
CAN1_BUF_CON21_RX_TXn            .DEFINE  02H
CAN1_BUF_CON21_OVER_EN           .DEFINE  04H
CAN1_BUF_CON21_RTR_EN            .DEFINE  08H
CAN1_BUF_CON21_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON21_TX_REQ            .DEFINE  020H
CAN1_BUF_CON21_RX_FULL           .DEFINE  040H
CAN1_BUF_CON21_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON22, 040000098H, D
; Bit Declarations for CAN1_BUF_CON22
CAN1_BUF_CON22_EN                .DEFINE  01H
CAN1_BUF_CON22_RX_TXn            .DEFINE  02H
CAN1_BUF_CON22_OVER_EN           .DEFINE  04H
CAN1_BUF_CON22_RTR_EN            .DEFINE  08H
CAN1_BUF_CON22_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON22_TX_REQ            .DEFINE  020H
CAN1_BUF_CON22_RX_FULL           .DEFINE  040H
CAN1_BUF_CON22_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON23, 04000009CH, D
; Bit Declarations for CAN1_BUF_CON23
CAN1_BUF_CON23_EN                .DEFINE  01H
CAN1_BUF_CON23_RX_TXn            .DEFINE  02H
CAN1_BUF_CON23_OVER_EN           .DEFINE  04H
CAN1_BUF_CON23_RTR_EN            .DEFINE  08H
CAN1_BUF_CON23_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON23_TX_REQ            .DEFINE  020H
CAN1_BUF_CON23_RX_FULL           .DEFINE  040H
CAN1_BUF_CON23_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON24, 0400000A0H, D
; Bit Declarations for CAN1_BUF_CON24
CAN1_BUF_CON24_EN                .DEFINE  01H
CAN1_BUF_CON24_RX_TXn            .DEFINE  02H
CAN1_BUF_CON24_OVER_EN           .DEFINE  04H
CAN1_BUF_CON24_RTR_EN            .DEFINE  08H
CAN1_BUF_CON24_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON24_TX_REQ            .DEFINE  020H
CAN1_BUF_CON24_RX_FULL           .DEFINE  040H
CAN1_BUF_CON24_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON25, 0400000A4H, D
; Bit Declarations for CAN1_BUF_CON25
CAN1_BUF_CON25_EN                .DEFINE  01H
CAN1_BUF_CON25_RX_TXn            .DEFINE  02H
CAN1_BUF_CON25_OVER_EN           .DEFINE  04H
CAN1_BUF_CON25_RTR_EN            .DEFINE  08H
CAN1_BUF_CON25_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON25_TX_REQ            .DEFINE  020H
CAN1_BUF_CON25_RX_FULL           .DEFINE  040H
CAN1_BUF_CON25_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON26, 0400000A8H, D
; Bit Declarations for CAN1_BUF_CON26
CAN1_BUF_CON26_EN                .DEFINE  01H
CAN1_BUF_CON26_RX_TXn            .DEFINE  02H
CAN1_BUF_CON26_OVER_EN           .DEFINE  04H
CAN1_BUF_CON26_RTR_EN            .DEFINE  08H
CAN1_BUF_CON26_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON26_TX_REQ            .DEFINE  020H
CAN1_BUF_CON26_RX_FULL           .DEFINE  040H
CAN1_BUF_CON26_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON27, 0400000ACH, D
; Bit Declarations for CAN1_BUF_CON27
CAN1_BUF_CON27_EN                .DEFINE  01H
CAN1_BUF_CON27_RX_TXn            .DEFINE  02H
CAN1_BUF_CON27_OVER_EN           .DEFINE  04H
CAN1_BUF_CON27_RTR_EN            .DEFINE  08H
CAN1_BUF_CON27_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON27_TX_REQ            .DEFINE  020H
CAN1_BUF_CON27_RX_FULL           .DEFINE  040H
CAN1_BUF_CON27_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON28, 0400000B0H, D
; Bit Declarations for CAN1_BUF_CON28
CAN1_BUF_CON28_EN                .DEFINE  01H
CAN1_BUF_CON28_RX_TXn            .DEFINE  02H
CAN1_BUF_CON28_OVER_EN           .DEFINE  04H
CAN1_BUF_CON28_RTR_EN            .DEFINE  08H
CAN1_BUF_CON28_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON28_TX_REQ            .DEFINE  020H
CAN1_BUF_CON28_RX_FULL           .DEFINE  040H
CAN1_BUF_CON28_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON29, 0400000B4H, D
; Bit Declarations for CAN1_BUF_CON29
CAN1_BUF_CON29_EN                .DEFINE  01H
CAN1_BUF_CON29_RX_TXn            .DEFINE  02H
CAN1_BUF_CON29_OVER_EN           .DEFINE  04H
CAN1_BUF_CON29_RTR_EN            .DEFINE  08H
CAN1_BUF_CON29_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON29_TX_REQ            .DEFINE  020H
CAN1_BUF_CON29_RX_FULL           .DEFINE  040H
CAN1_BUF_CON29_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON30, 0400000B8H, D
; Bit Declarations for CAN1_BUF_CON30
CAN1_BUF_CON30_EN                .DEFINE  01H
CAN1_BUF_CON30_RX_TXn            .DEFINE  02H
CAN1_BUF_CON30_OVER_EN           .DEFINE  04H
CAN1_BUF_CON30_RTR_EN            .DEFINE  08H
CAN1_BUF_CON30_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON30_TX_REQ            .DEFINE  020H
CAN1_BUF_CON30_RX_FULL           .DEFINE  040H
CAN1_BUF_CON30_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_BUF_CON31, 0400000BCH, D
; Bit Declarations for CAN1_BUF_CON31
CAN1_BUF_CON31_EN                .DEFINE  01H
CAN1_BUF_CON31_RX_TXn            .DEFINE  02H
CAN1_BUF_CON31_OVER_EN           .DEFINE  04H
CAN1_BUF_CON31_RTR_EN            .DEFINE  08H
CAN1_BUF_CON31_PRIOR_0           .DEFINE  010H
CAN1_BUF_CON31_TX_REQ            .DEFINE  020H
CAN1_BUF_CON31_RX_FULL           .DEFINE  040H
CAN1_BUF_CON31_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN1_INT_RX, 0400000C0H, D
_DEFINE_SFR CAN1_RX, 0400000C4H, D
_DEFINE_SFR CAN1_INT_TX, 0400000C8H, D
_DEFINE_SFR CAN1_TX, 0400000CCH, D
_DEFINE_SFR CAN1_BUF_00_ID, 040000200H, D
; Bit Declarations for CAN1_BUF_00_ID
CAN1_BUF_00_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_00_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_00_DLC, 040000204H, D
; Bit Declarations for CAN1_BUF_00_DLC
CAN1_BUF_00_DLC_DLC              .DEFINE  0FH
CAN1_BUF_00_DLC_RTR              .DEFINE  0100H
CAN1_BUF_00_DLC_R1               .DEFINE  0200H
CAN1_BUF_00_DLC_R0               .DEFINE  0400H
CAN1_BUF_00_DLC_SSR              .DEFINE  0800H
CAN1_BUF_00_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_00_DATAL, 040000208H, D
; Bit Declarations for CAN1_BUF_00_DATAL
CAN1_BUF_00_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_00_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_00_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_00_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_00_DATAH, 04000020CH, D
; Bit Declarations for CAN1_BUF_00_DATAH
CAN1_BUF_00_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_00_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_00_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_00_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_01_ID, 040000210H, D
; Bit Declarations for CAN1_BUF_01_ID
CAN1_BUF_01_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_01_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_01_DLC, 040000214H, D
; Bit Declarations for CAN1_BUF_01_DLC
CAN1_BUF_01_DLC_DLC              .DEFINE  0FH
CAN1_BUF_01_DLC_RTR              .DEFINE  0100H
CAN1_BUF_01_DLC_R1               .DEFINE  0200H
CAN1_BUF_01_DLC_R0               .DEFINE  0400H
CAN1_BUF_01_DLC_SSR              .DEFINE  0800H
CAN1_BUF_01_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_01_DATAL, 040000218H, D
; Bit Declarations for CAN1_BUF_01_DATAL
CAN1_BUF_01_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_01_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_01_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_01_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_01_DATAH, 04000021CH, D
; Bit Declarations for CAN1_BUF_01_DATAH
CAN1_BUF_01_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_01_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_01_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_01_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_02_ID, 040000220H, D
; Bit Declarations for CAN1_BUF_02_ID
CAN1_BUF_02_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_02_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_02_DLC, 040000224H, D
; Bit Declarations for CAN1_BUF_02_DLC
CAN1_BUF_02_DLC_DLC              .DEFINE  0FH
CAN1_BUF_02_DLC_RTR              .DEFINE  0100H
CAN1_BUF_02_DLC_R1               .DEFINE  0200H
CAN1_BUF_02_DLC_R0               .DEFINE  0400H
CAN1_BUF_02_DLC_SSR              .DEFINE  0800H
CAN1_BUF_02_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_02_DATAL, 040000228H, D
; Bit Declarations for CAN1_BUF_02_DATAL
CAN1_BUF_02_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_02_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_02_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_02_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_02_DATAH, 04000022CH, D
; Bit Declarations for CAN1_BUF_02_DATAH
CAN1_BUF_02_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_02_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_02_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_02_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_03_ID, 040000230H, D
; Bit Declarations for CAN1_BUF_03_ID
CAN1_BUF_03_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_03_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_03_DLC, 040000234H, D
; Bit Declarations for CAN1_BUF_03_DLC
CAN1_BUF_03_DLC_DLC              .DEFINE  0FH
CAN1_BUF_03_DLC_RTR              .DEFINE  0100H
CAN1_BUF_03_DLC_R1               .DEFINE  0200H
CAN1_BUF_03_DLC_R0               .DEFINE  0400H
CAN1_BUF_03_DLC_SSR              .DEFINE  0800H
CAN1_BUF_03_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_03_DATAL, 040000238H, D
; Bit Declarations for CAN1_BUF_03_DATAL
CAN1_BUF_03_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_03_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_03_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_03_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_03_DATAH, 04000023CH, D
; Bit Declarations for CAN1_BUF_03_DATAH
CAN1_BUF_03_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_03_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_03_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_03_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_04_ID, 040000240H, D
; Bit Declarations for CAN1_BUF_04_ID
CAN1_BUF_04_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_04_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_04_DLC, 040000244H, D
; Bit Declarations for CAN1_BUF_04_DLC
CAN1_BUF_04_DLC_DLC              .DEFINE  0FH
CAN1_BUF_04_DLC_RTR              .DEFINE  0100H
CAN1_BUF_04_DLC_R1               .DEFINE  0200H
CAN1_BUF_04_DLC_R0               .DEFINE  0400H
CAN1_BUF_04_DLC_SSR              .DEFINE  0800H
CAN1_BUF_04_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_04_DATAL, 040000248H, D
; Bit Declarations for CAN1_BUF_04_DATAL
CAN1_BUF_04_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_04_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_04_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_04_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_04_DATAH, 04000024CH, D
; Bit Declarations for CAN1_BUF_04_DATAH
CAN1_BUF_04_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_04_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_04_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_04_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_05_ID, 040000250H, D
; Bit Declarations for CAN1_BUF_05_ID
CAN1_BUF_05_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_05_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_05_DLC, 040000254H, D
; Bit Declarations for CAN1_BUF_05_DLC
CAN1_BUF_05_DLC_DLC              .DEFINE  0FH
CAN1_BUF_05_DLC_RTR              .DEFINE  0100H
CAN1_BUF_05_DLC_R1               .DEFINE  0200H
CAN1_BUF_05_DLC_R0               .DEFINE  0400H
CAN1_BUF_05_DLC_SSR              .DEFINE  0800H
CAN1_BUF_05_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_05_DATAL, 040000258H, D
; Bit Declarations for CAN1_BUF_05_DATAL
CAN1_BUF_05_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_05_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_05_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_05_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_05_DATAH, 04000025CH, D
; Bit Declarations for CAN1_BUF_05_DATAH
CAN1_BUF_05_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_05_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_05_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_05_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_06_ID, 040000260H, D
; Bit Declarations for CAN1_BUF_06_ID
CAN1_BUF_06_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_06_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_06_DLC, 040000264H, D
; Bit Declarations for CAN1_BUF_06_DLC
CAN1_BUF_06_DLC_DLC              .DEFINE  0FH
CAN1_BUF_06_DLC_RTR              .DEFINE  0100H
CAN1_BUF_06_DLC_R1               .DEFINE  0200H
CAN1_BUF_06_DLC_R0               .DEFINE  0400H
CAN1_BUF_06_DLC_SSR              .DEFINE  0800H
CAN1_BUF_06_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_06_DATAL, 040000268H, D
; Bit Declarations for CAN1_BUF_06_DATAL
CAN1_BUF_06_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_06_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_06_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_06_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_06_DATAH, 04000026CH, D
; Bit Declarations for CAN1_BUF_06_DATAH
CAN1_BUF_06_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_06_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_06_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_06_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_07_ID, 040000270H, D
; Bit Declarations for CAN1_BUF_07_ID
CAN1_BUF_07_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_07_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_07_DLC, 040000274H, D
; Bit Declarations for CAN1_BUF_07_DLC
CAN1_BUF_07_DLC_DLC              .DEFINE  0FH
CAN1_BUF_07_DLC_RTR              .DEFINE  0100H
CAN1_BUF_07_DLC_R1               .DEFINE  0200H
CAN1_BUF_07_DLC_R0               .DEFINE  0400H
CAN1_BUF_07_DLC_SSR              .DEFINE  0800H
CAN1_BUF_07_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_07_DATAL, 040000278H, D
; Bit Declarations for CAN1_BUF_07_DATAL
CAN1_BUF_07_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_07_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_07_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_07_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_07_DATAH, 04000027CH, D
; Bit Declarations for CAN1_BUF_07_DATAH
CAN1_BUF_07_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_07_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_07_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_07_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_08_ID, 040000280H, D
; Bit Declarations for CAN1_BUF_08_ID
CAN1_BUF_08_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_08_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_08_DLC, 040000284H, D
; Bit Declarations for CAN1_BUF_08_DLC
CAN1_BUF_08_DLC_DLC              .DEFINE  0FH
CAN1_BUF_08_DLC_RTR              .DEFINE  0100H
CAN1_BUF_08_DLC_R1               .DEFINE  0200H
CAN1_BUF_08_DLC_R0               .DEFINE  0400H
CAN1_BUF_08_DLC_SSR              .DEFINE  0800H
CAN1_BUF_08_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_08_DATAL, 040000288H, D
; Bit Declarations for CAN1_BUF_08_DATAL
CAN1_BUF_08_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_08_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_08_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_08_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_08_DATAH, 04000028CH, D
; Bit Declarations for CAN1_BUF_08_DATAH
CAN1_BUF_08_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_08_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_08_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_08_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_09_ID, 040000290H, D
; Bit Declarations for CAN1_BUF_09_ID
CAN1_BUF_09_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_09_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_09_DLC, 040000294H, D
; Bit Declarations for CAN1_BUF_09_DLC
CAN1_BUF_09_DLC_DLC              .DEFINE  0FH
CAN1_BUF_09_DLC_RTR              .DEFINE  0100H
CAN1_BUF_09_DLC_R1               .DEFINE  0200H
CAN1_BUF_09_DLC_R0               .DEFINE  0400H
CAN1_BUF_09_DLC_SSR              .DEFINE  0800H
CAN1_BUF_09_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_09_DATAL, 040000298H, D
; Bit Declarations for CAN1_BUF_09_DATAL
CAN1_BUF_09_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_09_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_09_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_09_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_09_DATAH, 04000029CH, D
; Bit Declarations for CAN1_BUF_09_DATAH
CAN1_BUF_09_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_09_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_09_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_09_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_10_ID, 0400002A0H, D
; Bit Declarations for CAN1_BUF_10_ID
CAN1_BUF_10_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_10_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_10_DLC, 0400002A4H, D
; Bit Declarations for CAN1_BUF_10_DLC
CAN1_BUF_10_DLC_DLC              .DEFINE  0FH
CAN1_BUF_10_DLC_RTR              .DEFINE  0100H
CAN1_BUF_10_DLC_R1               .DEFINE  0200H
CAN1_BUF_10_DLC_R0               .DEFINE  0400H
CAN1_BUF_10_DLC_SSR              .DEFINE  0800H
CAN1_BUF_10_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_10_DATAL, 0400002A8H, D
; Bit Declarations for CAN1_BUF_10_DATAL
CAN1_BUF_10_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_10_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_10_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_10_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_10_DATAH, 0400002ACH, D
; Bit Declarations for CAN1_BUF_10_DATAH
CAN1_BUF_10_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_10_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_10_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_10_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_11_ID, 0400002B0H, D
; Bit Declarations for CAN1_BUF_11_ID
CAN1_BUF_11_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_11_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_11_DLC, 0400002B4H, D
; Bit Declarations for CAN1_BUF_11_DLC
CAN1_BUF_11_DLC_DLC              .DEFINE  0FH
CAN1_BUF_11_DLC_RTR              .DEFINE  0100H
CAN1_BUF_11_DLC_R1               .DEFINE  0200H
CAN1_BUF_11_DLC_R0               .DEFINE  0400H
CAN1_BUF_11_DLC_SSR              .DEFINE  0800H
CAN1_BUF_11_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_11_DATAL, 0400002B8H, D
; Bit Declarations for CAN1_BUF_11_DATAL
CAN1_BUF_11_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_11_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_11_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_11_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_11_DATAH, 0400002BCH, D
; Bit Declarations for CAN1_BUF_11_DATAH
CAN1_BUF_11_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_11_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_11_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_11_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_12_ID, 0400002C0H, D
; Bit Declarations for CAN1_BUF_12_ID
CAN1_BUF_12_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_12_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_12_DLC, 0400002C4H, D
; Bit Declarations for CAN1_BUF_12_DLC
CAN1_BUF_12_DLC_DLC              .DEFINE  0FH
CAN1_BUF_12_DLC_RTR              .DEFINE  0100H
CAN1_BUF_12_DLC_R1               .DEFINE  0200H
CAN1_BUF_12_DLC_R0               .DEFINE  0400H
CAN1_BUF_12_DLC_SSR              .DEFINE  0800H
CAN1_BUF_12_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_12_DATAL, 0400002C8H, D
; Bit Declarations for CAN1_BUF_12_DATAL
CAN1_BUF_12_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_12_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_12_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_12_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_12_DATAH, 0400002CCH, D
; Bit Declarations for CAN1_BUF_12_DATAH
CAN1_BUF_12_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_12_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_12_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_12_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_13_ID, 0400002D0H, D
; Bit Declarations for CAN1_BUF_13_ID
CAN1_BUF_13_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_13_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_13_DLC, 0400002D4H, D
; Bit Declarations for CAN1_BUF_13_DLC
CAN1_BUF_13_DLC_DLC              .DEFINE  0FH
CAN1_BUF_13_DLC_RTR              .DEFINE  0100H
CAN1_BUF_13_DLC_R1               .DEFINE  0200H
CAN1_BUF_13_DLC_R0               .DEFINE  0400H
CAN1_BUF_13_DLC_SSR              .DEFINE  0800H
CAN1_BUF_13_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_13_DATAL, 0400002D8H, D
; Bit Declarations for CAN1_BUF_13_DATAL
CAN1_BUF_13_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_13_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_13_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_13_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_13_DATAH, 0400002DCH, D
; Bit Declarations for CAN1_BUF_13_DATAH
CAN1_BUF_13_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_13_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_13_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_13_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_14_ID, 0400002E0H, D
; Bit Declarations for CAN1_BUF_14_ID
CAN1_BUF_14_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_14_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_14_DLC, 0400002E4H, D
; Bit Declarations for CAN1_BUF_14_DLC
CAN1_BUF_14_DLC_DLC              .DEFINE  0FH
CAN1_BUF_14_DLC_RTR              .DEFINE  0100H
CAN1_BUF_14_DLC_R1               .DEFINE  0200H
CAN1_BUF_14_DLC_R0               .DEFINE  0400H
CAN1_BUF_14_DLC_SSR              .DEFINE  0800H
CAN1_BUF_14_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_14_DATAL, 0400002E8H, D
; Bit Declarations for CAN1_BUF_14_DATAL
CAN1_BUF_14_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_14_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_14_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_14_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_14_DATAH, 0400002ECH, D
; Bit Declarations for CAN1_BUF_14_DATAH
CAN1_BUF_14_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_14_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_14_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_14_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_15_ID, 0400002F0H, D
; Bit Declarations for CAN1_BUF_15_ID
CAN1_BUF_15_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_15_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_15_DLC, 0400002F4H, D
; Bit Declarations for CAN1_BUF_15_DLC
CAN1_BUF_15_DLC_DLC              .DEFINE  0FH
CAN1_BUF_15_DLC_RTR              .DEFINE  0100H
CAN1_BUF_15_DLC_R1               .DEFINE  0200H
CAN1_BUF_15_DLC_R0               .DEFINE  0400H
CAN1_BUF_15_DLC_SSR              .DEFINE  0800H
CAN1_BUF_15_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_15_DATAL, 0400002F8H, D
; Bit Declarations for CAN1_BUF_15_DATAL
CAN1_BUF_15_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_15_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_15_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_15_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_15_DATAH, 0400002FCH, D
; Bit Declarations for CAN1_BUF_15_DATAH
CAN1_BUF_15_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_15_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_15_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_15_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_16_ID, 040000300H, D
; Bit Declarations for CAN1_BUF_16_ID
CAN1_BUF_16_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_16_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_16_DLC, 040000304H, D
; Bit Declarations for CAN1_BUF_16_DLC
CAN1_BUF_16_DLC_DLC              .DEFINE  0FH
CAN1_BUF_16_DLC_RTR              .DEFINE  0100H
CAN1_BUF_16_DLC_R1               .DEFINE  0200H
CAN1_BUF_16_DLC_R0               .DEFINE  0400H
CAN1_BUF_16_DLC_SSR              .DEFINE  0800H
CAN1_BUF_16_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_16_DATAL, 040000308H, D
; Bit Declarations for CAN1_BUF_16_DATAL
CAN1_BUF_16_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_16_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_16_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_16_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_16_DATAH, 04000030CH, D
; Bit Declarations for CAN1_BUF_16_DATAH
CAN1_BUF_16_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_16_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_16_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_16_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_17_ID, 040000310H, D
; Bit Declarations for CAN1_BUF_17_ID
CAN1_BUF_17_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_17_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_17_DLC, 040000314H, D
; Bit Declarations for CAN1_BUF_17_DLC
CAN1_BUF_17_DLC_DLC              .DEFINE  0FH
CAN1_BUF_17_DLC_RTR              .DEFINE  0100H
CAN1_BUF_17_DLC_R1               .DEFINE  0200H
CAN1_BUF_17_DLC_R0               .DEFINE  0400H
CAN1_BUF_17_DLC_SSR              .DEFINE  0800H
CAN1_BUF_17_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_17_DATAL, 040000318H, D
; Bit Declarations for CAN1_BUF_17_DATAL
CAN1_BUF_17_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_17_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_17_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_17_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_17_DATAH, 04000031CH, D
; Bit Declarations for CAN1_BUF_17_DATAH
CAN1_BUF_17_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_17_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_17_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_17_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_18_ID, 040000320H, D
; Bit Declarations for CAN1_BUF_18_ID
CAN1_BUF_18_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_18_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_18_DLC, 040000324H, D
; Bit Declarations for CAN1_BUF_18_DLC
CAN1_BUF_18_DLC_DLC              .DEFINE  0FH
CAN1_BUF_18_DLC_RTR              .DEFINE  0100H
CAN1_BUF_18_DLC_R1               .DEFINE  0200H
CAN1_BUF_18_DLC_R0               .DEFINE  0400H
CAN1_BUF_18_DLC_SSR              .DEFINE  0800H
CAN1_BUF_18_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_18_DATAL, 040000328H, D
; Bit Declarations for CAN1_BUF_18_DATAL
CAN1_BUF_18_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_18_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_18_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_18_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_18_DATAH, 04000032CH, D
; Bit Declarations for CAN1_BUF_18_DATAH
CAN1_BUF_18_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_18_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_18_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_18_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_19_ID, 040000330H, D
; Bit Declarations for CAN1_BUF_19_ID
CAN1_BUF_19_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_19_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_19_DLC, 040000334H, D
; Bit Declarations for CAN1_BUF_19_DLC
CAN1_BUF_19_DLC_DLC              .DEFINE  0FH
CAN1_BUF_19_DLC_RTR              .DEFINE  0100H
CAN1_BUF_19_DLC_R1               .DEFINE  0200H
CAN1_BUF_19_DLC_R0               .DEFINE  0400H
CAN1_BUF_19_DLC_SSR              .DEFINE  0800H
CAN1_BUF_19_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_19_DATAL, 040000338H, D
; Bit Declarations for CAN1_BUF_19_DATAL
CAN1_BUF_19_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_19_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_19_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_19_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_19_DATAH, 04000033CH, D
; Bit Declarations for CAN1_BUF_19_DATAH
CAN1_BUF_19_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_19_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_19_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_19_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_20_ID, 040000340H, D
; Bit Declarations for CAN1_BUF_20_ID
CAN1_BUF_20_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_20_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_20_DLC, 040000344H, D
; Bit Declarations for CAN1_BUF_20_DLC
CAN1_BUF_20_DLC_DLC              .DEFINE  0FH
CAN1_BUF_20_DLC_RTR              .DEFINE  0100H
CAN1_BUF_20_DLC_R1               .DEFINE  0200H
CAN1_BUF_20_DLC_R0               .DEFINE  0400H
CAN1_BUF_20_DLC_SSR              .DEFINE  0800H
CAN1_BUF_20_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_20_DATAL, 040000348H, D
; Bit Declarations for CAN1_BUF_20_DATAL
CAN1_BUF_20_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_20_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_20_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_20_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_20_DATAH, 04000034CH, D
; Bit Declarations for CAN1_BUF_20_DATAH
CAN1_BUF_20_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_20_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_20_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_20_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_21_ID, 040000350H, D
; Bit Declarations for CAN1_BUF_21_ID
CAN1_BUF_21_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_21_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_21_DLC, 040000354H, D
; Bit Declarations for CAN1_BUF_21_DLC
CAN1_BUF_21_DLC_DLC              .DEFINE  0FH
CAN1_BUF_21_DLC_RTR              .DEFINE  0100H
CAN1_BUF_21_DLC_R1               .DEFINE  0200H
CAN1_BUF_21_DLC_R0               .DEFINE  0400H
CAN1_BUF_21_DLC_SSR              .DEFINE  0800H
CAN1_BUF_21_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_21_DATAL, 040000358H, D
; Bit Declarations for CAN1_BUF_21_DATAL
CAN1_BUF_21_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_21_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_21_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_21_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_21_DATAH, 04000035CH, D
; Bit Declarations for CAN1_BUF_21_DATAH
CAN1_BUF_21_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_21_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_21_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_21_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_22_ID, 040000360H, D
; Bit Declarations for CAN1_BUF_22_ID
CAN1_BUF_22_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_22_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_22_DLC, 040000364H, D
; Bit Declarations for CAN1_BUF_22_DLC
CAN1_BUF_22_DLC_DLC              .DEFINE  0FH
CAN1_BUF_22_DLC_RTR              .DEFINE  0100H
CAN1_BUF_22_DLC_R1               .DEFINE  0200H
CAN1_BUF_22_DLC_R0               .DEFINE  0400H
CAN1_BUF_22_DLC_SSR              .DEFINE  0800H
CAN1_BUF_22_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_22_DATAL, 040000368H, D
; Bit Declarations for CAN1_BUF_22_DATAL
CAN1_BUF_22_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_22_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_22_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_22_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_22_DATAH, 04000036CH, D
; Bit Declarations for CAN1_BUF_22_DATAH
CAN1_BUF_22_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_22_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_22_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_22_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_23_ID, 040000370H, D
; Bit Declarations for CAN1_BUF_23_ID
CAN1_BUF_23_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_23_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_23_DLC, 040000374H, D
; Bit Declarations for CAN1_BUF_23_DLC
CAN1_BUF_23_DLC_DLC              .DEFINE  0FH
CAN1_BUF_23_DLC_RTR              .DEFINE  0100H
CAN1_BUF_23_DLC_R1               .DEFINE  0200H
CAN1_BUF_23_DLC_R0               .DEFINE  0400H
CAN1_BUF_23_DLC_SSR              .DEFINE  0800H
CAN1_BUF_23_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_23_DATAL, 040000378H, D
; Bit Declarations for CAN1_BUF_23_DATAL
CAN1_BUF_23_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_23_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_23_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_23_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_23_DATAH, 04000037CH, D
; Bit Declarations for CAN1_BUF_23_DATAH
CAN1_BUF_23_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_23_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_23_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_23_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_24_ID, 040000380H, D
; Bit Declarations for CAN1_BUF_24_ID
CAN1_BUF_24_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_24_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_24_DLC, 040000384H, D
; Bit Declarations for CAN1_BUF_24_DLC
CAN1_BUF_24_DLC_DLC              .DEFINE  0FH
CAN1_BUF_24_DLC_RTR              .DEFINE  0100H
CAN1_BUF_24_DLC_R1               .DEFINE  0200H
CAN1_BUF_24_DLC_R0               .DEFINE  0400H
CAN1_BUF_24_DLC_SSR              .DEFINE  0800H
CAN1_BUF_24_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_24_DATAL, 040000388H, D
; Bit Declarations for CAN1_BUF_24_DATAL
CAN1_BUF_24_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_24_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_24_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_24_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_24_DATAH, 04000038CH, D
; Bit Declarations for CAN1_BUF_24_DATAH
CAN1_BUF_24_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_24_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_24_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_24_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_25_ID, 040000390H, D
; Bit Declarations for CAN1_BUF_25_ID
CAN1_BUF_25_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_25_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_25_DLC, 040000394H, D
; Bit Declarations for CAN1_BUF_25_DLC
CAN1_BUF_25_DLC_DLC              .DEFINE  0FH
CAN1_BUF_25_DLC_RTR              .DEFINE  0100H
CAN1_BUF_25_DLC_R1               .DEFINE  0200H
CAN1_BUF_25_DLC_R0               .DEFINE  0400H
CAN1_BUF_25_DLC_SSR              .DEFINE  0800H
CAN1_BUF_25_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_25_DATAL, 040000398H, D
; Bit Declarations for CAN1_BUF_25_DATAL
CAN1_BUF_25_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_25_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_25_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_25_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_25_DATAH, 04000039CH, D
; Bit Declarations for CAN1_BUF_25_DATAH
CAN1_BUF_25_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_25_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_25_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_25_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_26_ID, 0400003A0H, D
; Bit Declarations for CAN1_BUF_26_ID
CAN1_BUF_26_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_26_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_26_DLC, 0400003A4H, D
; Bit Declarations for CAN1_BUF_26_DLC
CAN1_BUF_26_DLC_DLC              .DEFINE  0FH
CAN1_BUF_26_DLC_RTR              .DEFINE  0100H
CAN1_BUF_26_DLC_R1               .DEFINE  0200H
CAN1_BUF_26_DLC_R0               .DEFINE  0400H
CAN1_BUF_26_DLC_SSR              .DEFINE  0800H
CAN1_BUF_26_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_26_DATAL, 0400003A8H, D
; Bit Declarations for CAN1_BUF_26_DATAL
CAN1_BUF_26_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_26_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_26_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_26_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_26_DATAH, 0400003ACH, D
; Bit Declarations for CAN1_BUF_26_DATAH
CAN1_BUF_26_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_26_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_26_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_26_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_27_ID, 0400003B0H, D
; Bit Declarations for CAN1_BUF_27_ID
CAN1_BUF_27_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_27_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_27_DLC, 0400003B4H, D
; Bit Declarations for CAN1_BUF_27_DLC
CAN1_BUF_27_DLC_DLC              .DEFINE  0FH
CAN1_BUF_27_DLC_RTR              .DEFINE  0100H
CAN1_BUF_27_DLC_R1               .DEFINE  0200H
CAN1_BUF_27_DLC_R0               .DEFINE  0400H
CAN1_BUF_27_DLC_SSR              .DEFINE  0800H
CAN1_BUF_27_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_27_DATAL, 0400003B8H, D
; Bit Declarations for CAN1_BUF_27_DATAL
CAN1_BUF_27_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_27_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_27_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_27_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_27_DATAH, 0400003BCH, D
; Bit Declarations for CAN1_BUF_27_DATAH
CAN1_BUF_27_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_27_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_27_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_27_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_28_ID, 0400003C0H, D
; Bit Declarations for CAN1_BUF_28_ID
CAN1_BUF_28_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_28_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_28_DLC, 0400003C4H, D
; Bit Declarations for CAN1_BUF_28_DLC
CAN1_BUF_28_DLC_DLC              .DEFINE  0FH
CAN1_BUF_28_DLC_RTR              .DEFINE  0100H
CAN1_BUF_28_DLC_R1               .DEFINE  0200H
CAN1_BUF_28_DLC_R0               .DEFINE  0400H
CAN1_BUF_28_DLC_SSR              .DEFINE  0800H
CAN1_BUF_28_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_28_DATAL, 0400003C8H, D
; Bit Declarations for CAN1_BUF_28_DATAL
CAN1_BUF_28_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_28_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_28_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_28_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_28_DATAH, 0400003CCH, D
; Bit Declarations for CAN1_BUF_28_DATAH
CAN1_BUF_28_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_28_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_28_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_28_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_29_ID, 0400003D0H, D
; Bit Declarations for CAN1_BUF_29_ID
CAN1_BUF_29_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_29_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_29_DLC, 0400003D4H, D
; Bit Declarations for CAN1_BUF_29_DLC
CAN1_BUF_29_DLC_DLC              .DEFINE  0FH
CAN1_BUF_29_DLC_RTR              .DEFINE  0100H
CAN1_BUF_29_DLC_R1               .DEFINE  0200H
CAN1_BUF_29_DLC_R0               .DEFINE  0400H
CAN1_BUF_29_DLC_SSR              .DEFINE  0800H
CAN1_BUF_29_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_29_DATAL, 0400003D8H, D
; Bit Declarations for CAN1_BUF_29_DATAL
CAN1_BUF_29_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_29_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_29_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_29_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_29_DATAH, 0400003DCH, D
; Bit Declarations for CAN1_BUF_29_DATAH
CAN1_BUF_29_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_29_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_29_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_29_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_30_ID, 0400003E0H, D
; Bit Declarations for CAN1_BUF_30_ID
CAN1_BUF_30_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_30_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_30_DLC, 0400003E4H, D
; Bit Declarations for CAN1_BUF_30_DLC
CAN1_BUF_30_DLC_DLC              .DEFINE  0FH
CAN1_BUF_30_DLC_RTR              .DEFINE  0100H
CAN1_BUF_30_DLC_R1               .DEFINE  0200H
CAN1_BUF_30_DLC_R0               .DEFINE  0400H
CAN1_BUF_30_DLC_SSR              .DEFINE  0800H
CAN1_BUF_30_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_30_DATAL, 0400003E8H, D
; Bit Declarations for CAN1_BUF_30_DATAL
CAN1_BUF_30_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_30_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_30_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_30_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_30_DATAH, 0400003ECH, D
; Bit Declarations for CAN1_BUF_30_DATAH
CAN1_BUF_30_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_30_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_30_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_30_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_31_ID, 0400003F0H, D
; Bit Declarations for CAN1_BUF_31_ID
CAN1_BUF_31_ID_EID               .DEFINE  03FFFFH
CAN1_BUF_31_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN1_BUF_31_DLC, 0400003F4H, D
; Bit Declarations for CAN1_BUF_31_DLC
CAN1_BUF_31_DLC_DLC              .DEFINE  0FH
CAN1_BUF_31_DLC_RTR              .DEFINE  0100H
CAN1_BUF_31_DLC_R1               .DEFINE  0200H
CAN1_BUF_31_DLC_R0               .DEFINE  0400H
CAN1_BUF_31_DLC_SSR              .DEFINE  0800H
CAN1_BUF_31_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN1_BUF_31_DATAL, 0400003F8H, D
; Bit Declarations for CAN1_BUF_31_DATAL
CAN1_BUF_31_DATAL_DB0            .DEFINE  0FFH
CAN1_BUF_31_DATAL_DB1            .DEFINE  0FF00H
CAN1_BUF_31_DATAL_DB2            .DEFINE  0FF0000H
CAN1_BUF_31_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_31_DATAH, 0400003FCH, D
; Bit Declarations for CAN1_BUF_31_DATAH
CAN1_BUF_31_DATAH_DB4            .DEFINE  0FFH
CAN1_BUF_31_DATAH_DB5            .DEFINE  0FF00H
CAN1_BUF_31_DATAH_DB6            .DEFINE  0FF0000H
CAN1_BUF_31_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN1_BUF_00_MASK, 040000500H, D
_DEFINE_SFR CAN1_BUF_00_FILTER, 040000504H, D
_DEFINE_SFR CAN1_BUF_01_MASK, 040000508H, D
_DEFINE_SFR CAN1_BUF_01_FILTER, 04000050CH, D
_DEFINE_SFR CAN1_BUF_02_MASK, 040000510H, D
_DEFINE_SFR CAN1_BUF_02_FILTER, 040000514H, D
_DEFINE_SFR CAN1_BUF_03_MASK, 040000518H, D
_DEFINE_SFR CAN1_BUF_03_FILTER, 04000051CH, D
_DEFINE_SFR CAN1_BUF_04_MASK, 040000520H, D
_DEFINE_SFR CAN1_BUF_04_FILTER, 040000524H, D
_DEFINE_SFR CAN1_BUF_05_MASK, 040000528H, D
_DEFINE_SFR CAN1_BUF_05_FILTER, 04000052CH, D
_DEFINE_SFR CAN1_BUF_06_MASK, 040000530H, D
_DEFINE_SFR CAN1_BUF_06_FILTER, 040000534H, D
_DEFINE_SFR CAN1_BUF_07_MASK, 040000538H, D
_DEFINE_SFR CAN1_BUF_07_FILTER, 04000053CH, D
_DEFINE_SFR CAN1_BUF_08_MASK, 040000540H, D
_DEFINE_SFR CAN1_BUF_08_FILTER, 040000544H, D
_DEFINE_SFR CAN1_BUF_09_MASK, 040000548H, D
_DEFINE_SFR CAN1_BUF_09_FILTER, 04000054CH, D
_DEFINE_SFR CAN1_BUF_10_MASK, 040000550H, D
_DEFINE_SFR CAN1_BUF_10_FILTER, 040000554H, D
_DEFINE_SFR CAN1_BUF_11_MASK, 040000558H, D
_DEFINE_SFR CAN1_BUF_11_FILTER, 04000055CH, D
_DEFINE_SFR CAN1_BUF_12_MASK, 040000560H, D
_DEFINE_SFR CAN1_BUF_12_FILTER, 040000564H, D
_DEFINE_SFR CAN1_BUF_13_MASK, 040000568H, D
_DEFINE_SFR CAN1_BUF_13_FILTER, 04000056CH, D
_DEFINE_SFR CAN1_BUF_14_MASK, 040000570H, D
_DEFINE_SFR CAN1_BUF_14_FILTER, 040000574H, D
_DEFINE_SFR CAN1_BUF_15_MASK, 040000578H, D
_DEFINE_SFR CAN1_BUF_15_FILTER, 04000057CH, D
_DEFINE_SFR CAN1_BUF_16_MASK, 040000580H, D
_DEFINE_SFR CAN1_BUF_16_FILTER, 040000584H, D
_DEFINE_SFR CAN1_BUF_17_MASK, 040000588H, D
_DEFINE_SFR CAN1_BUF_17_FILTER, 04000058CH, D
_DEFINE_SFR CAN1_BUF_18_MASK, 040000590H, D
_DEFINE_SFR CAN1_BUF_18_FILTER, 040000594H, D
_DEFINE_SFR CAN1_BUF_19_MASK, 040000598H, D
_DEFINE_SFR CAN1_BUF_19_FILTER, 04000059CH, D
_DEFINE_SFR CAN1_BUF_20_MASK, 0400005A0H, D
_DEFINE_SFR CAN1_BUF_20_FILTER, 0400005A4H, D
_DEFINE_SFR CAN1_BUF_21_MASK, 0400005A8H, D
_DEFINE_SFR CAN1_BUF_21_FILTER, 0400005ACH, D
_DEFINE_SFR CAN1_BUF_22_MASK, 0400005B0H, D
_DEFINE_SFR CAN1_BUF_22_FILTER, 0400005B4H, D
_DEFINE_SFR CAN1_BUF_23_MASK, 0400005B8H, D
_DEFINE_SFR CAN1_BUF_23_FILTER, 0400005BCH, D
_DEFINE_SFR CAN1_BUF_24_MASK, 0400005C0H, D
_DEFINE_SFR CAN1_BUF_24_FILTER, 0400005C4H, D
_DEFINE_SFR CAN1_BUF_25_MASK, 0400005C8H, D
_DEFINE_SFR CAN1_BUF_25_FILTER, 0400005CCH, D
_DEFINE_SFR CAN1_BUF_26_MASK, 0400005D0H, D
_DEFINE_SFR CAN1_BUF_26_FILTER, 0400005D4H, D
_DEFINE_SFR CAN1_BUF_27_MASK, 0400005D8H, D
_DEFINE_SFR CAN1_BUF_27_FILTER, 0400005DCH, D
_DEFINE_SFR CAN1_BUF_28_MASK, 0400005E0H, D
_DEFINE_SFR CAN1_BUF_28_FILTER, 0400005E4H, D
_DEFINE_SFR CAN1_BUF_29_MASK, 0400005E8H, D
_DEFINE_SFR CAN1_BUF_29_FILTER, 0400005ECH, D
_DEFINE_SFR CAN1_BUF_30_MASK, 0400005F0H, D
_DEFINE_SFR CAN1_BUF_30_FILTER, 0400005F4H, D
_DEFINE_SFR CAN1_BUF_31_MASK, 0400005F8H, D
_DEFINE_SFR CAN1_BUF_31_FILTER, 0400005FCH, D
_DEFINE_SFR CAN2_CONTROL, 040008000H, D
; Bit Declarations for CAN2_CONTROL
CAN2_CONTROL_CAN_EN              .DEFINE  01H
CAN2_CONTROL_ROM                 .DEFINE  02H
CAN2_CONTROL_STM                 .DEFINE  04H
CAN2_CONTROL_SAP                 .DEFINE  08H
CAN2_CONTROL_ROP                 .DEFINE  010H

_DEFINE_SFR CAN2_STATUS, 040008004H, D
; Bit Declarations for CAN2_STATUS
CAN2_STATUS_RX_READY             .DEFINE  01H
CAN2_STATUS_TX_READY             .DEFINE  02H
CAN2_STATUS_ERROR_OVER           .DEFINE  04H
CAN2_STATUS_BIT_ERR              .DEFINE  08H
CAN2_STATUS_BIT_STUFF_ERR        .DEFINE  010H
CAN2_STATUS_CRC_ERR              .DEFINE  020H
CAN2_STATUS_FRAME_ERR            .DEFINE  040H
CAN2_STATUS_ACK_ERR              .DEFINE  080H
CAN2_STATUS_IDLOWER              .DEFINE  0100H
CAN2_STATUS_ERR_STATUS           .DEFINE  0600H
CAN2_STATUS_RX_ERR_CNT8          .DEFINE  0800H
CAN2_STATUS_TX_ERR_CNT8          .DEFINE  01000H
CAN2_STATUS_RX_ERR_CNT           .DEFINE  0FF0000H
CAN2_STATUS_TX_ERR_CNT           .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BITTMNG, 040008008H, D
; Bit Declarations for CAN2_BITTMNG
CAN2_BITTMNG_BRP                 .DEFINE  0FFFFH
CAN2_BITTMNG_PSEG                .DEFINE  070000H
CAN2_BITTMNG_SEG1                .DEFINE  0380000H
CAN2_BITTMNG_SEG2                .DEFINE  01C00000H
CAN2_BITTMNG_SJW                 .DEFINE  06000000H
CAN2_BITTMNG_SB                  .DEFINE  08000000H

_DEFINE_SFR CAN2_INT_EN, 040008010H, D
; Bit Declarations for CAN2_INT_EN
CAN2_INT_EN_GLB_INT_EN           .DEFINE  01H
CAN2_INT_EN_RX_INT_EN            .DEFINE  02H
CAN2_INT_EN_TX_INT_EN            .DEFINE  04H
CAN2_INT_EN_ERR_INT_EN           .DEFINE  08H
CAN2_INT_EN_ERR_OVER_INT_EN      .DEFINE  010H

_DEFINE_SFR CAN2_OVER, 04000801CH, D
; Bit Declarations for CAN2_OVER
CAN2_OVER_ERROR_MAX              .DEFINE  0FFH

_DEFINE_SFR CAN2_RXID, 040008020H, D
; Bit Declarations for CAN2_RXID
CAN2_RXID_EID                    .DEFINE  03FFFFH
CAN2_RXID_SID                    .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_RXDLC, 040008024H, D
; Bit Declarations for CAN2_RXDLC
CAN2_RXDLC_DLC                   .DEFINE  0FH
CAN2_RXDLC_RTR                   .DEFINE  0100H
CAN2_RXDLC_R1                    .DEFINE  0200H
CAN2_RXDLC_R0                    .DEFINE  0400H
CAN2_RXDLC_SSR                   .DEFINE  0800H
CAN2_RXDLC_IDE                   .DEFINE  01000H

_DEFINE_SFR CAN2_RXDATAL, 040008028H, D
; Bit Declarations for CAN2_RXDATAL
CAN2_RXDATAL_DB0                 .DEFINE  0FFH
CAN2_RXDATAL_DB1                 .DEFINE  0FF00H
CAN2_RXDATAL_DB2                 .DEFINE  0FF0000H
CAN2_RXDATAL_DB3                 .DEFINE  0FF000000H

_DEFINE_SFR CAN2_RXDATAH, 04000802CH, D
; Bit Declarations for CAN2_RXDATAH
CAN2_RXDATAH_DB4                 .DEFINE  0FFH
CAN2_RXDATAH_DB5                 .DEFINE  0FF00H
CAN2_RXDATAH_DB6                 .DEFINE  0FF0000H
CAN2_RXDATAH_DB7                 .DEFINE  0FF000000H

_DEFINE_SFR CAN2_TXID, 040008030H, D
; Bit Declarations for CAN2_TXID
CAN2_TXID_EID                    .DEFINE  03FFFFH
CAN2_TXID_SID                    .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_TXDLC, 040008034H, D
; Bit Declarations for CAN2_TXDLC
CAN2_TXDLC_DLC                   .DEFINE  0FH
CAN2_TXDLC_RTR                   .DEFINE  0100H
CAN2_TXDLC_R1                    .DEFINE  0200H
CAN2_TXDLC_R0                    .DEFINE  0400H
CAN2_TXDLC_SSR                   .DEFINE  0800H
CAN2_TXDLC_IDE                   .DEFINE  01000H

_DEFINE_SFR CAN2_DATAL, 040008038H, D
; Bit Declarations for CAN2_DATAL
CAN2_DATAL_DB0                   .DEFINE  0FFH
CAN2_DATAL_DB1                   .DEFINE  0FF00H
CAN2_DATAL_DB2                   .DEFINE  0FF0000H
CAN2_DATAL_DB3                   .DEFINE  0FF000000H

_DEFINE_SFR CAN2_DATAH, 04000803CH, D
; Bit Declarations for CAN2_DATAH
CAN2_DATAH_DB4                   .DEFINE  0FFH
CAN2_DATAH_DB5                   .DEFINE  0FF00H
CAN2_DATAH_DB6                   .DEFINE  0FF0000H
CAN2_DATAH_DB7                   .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_CON00, 040008040H, D
; Bit Declarations for CAN2_BUF_CON00
CAN2_BUF_CON00_EN                .DEFINE  01H
CAN2_BUF_CON00_RX_TXn            .DEFINE  02H
CAN2_BUF_CON00_OVER_EN           .DEFINE  04H
CAN2_BUF_CON00_RTR_EN            .DEFINE  08H
CAN2_BUF_CON00_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON00_TX_REQ            .DEFINE  020H
CAN2_BUF_CON00_RX_FULL           .DEFINE  040H
CAN2_BUF_CON00_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON01, 040008044H, D
; Bit Declarations for CAN2_BUF_CON01
CAN2_BUF_CON01_EN                .DEFINE  01H
CAN2_BUF_CON01_RX_TXn            .DEFINE  02H
CAN2_BUF_CON01_OVER_EN           .DEFINE  04H
CAN2_BUF_CON01_RTR_EN            .DEFINE  08H
CAN2_BUF_CON01_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON01_TX_REQ            .DEFINE  020H
CAN2_BUF_CON01_RX_FULL           .DEFINE  040H
CAN2_BUF_CON01_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON02, 040008048H, D
; Bit Declarations for CAN2_BUF_CON02
CAN2_BUF_CON02_EN                .DEFINE  01H
CAN2_BUF_CON02_RX_TXn            .DEFINE  02H
CAN2_BUF_CON02_OVER_EN           .DEFINE  04H
CAN2_BUF_CON02_RTR_EN            .DEFINE  08H
CAN2_BUF_CON02_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON02_TX_REQ            .DEFINE  020H
CAN2_BUF_CON02_RX_FULL           .DEFINE  040H
CAN2_BUF_CON02_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON03, 04000804CH, D
; Bit Declarations for CAN2_BUF_CON03
CAN2_BUF_CON03_EN                .DEFINE  01H
CAN2_BUF_CON03_RX_TXn            .DEFINE  02H
CAN2_BUF_CON03_OVER_EN           .DEFINE  04H
CAN2_BUF_CON03_RTR_EN            .DEFINE  08H
CAN2_BUF_CON03_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON03_TX_REQ            .DEFINE  020H
CAN2_BUF_CON03_RX_FULL           .DEFINE  040H
CAN2_BUF_CON03_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON04, 040008050H, D
; Bit Declarations for CAN2_BUF_CON04
CAN2_BUF_CON04_EN                .DEFINE  01H
CAN2_BUF_CON04_RX_TXn            .DEFINE  02H
CAN2_BUF_CON04_OVER_EN           .DEFINE  04H
CAN2_BUF_CON04_RTR_EN            .DEFINE  08H
CAN2_BUF_CON04_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON04_TX_REQ            .DEFINE  020H
CAN2_BUF_CON04_RX_FULL           .DEFINE  040H
CAN2_BUF_CON04_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON05, 040008054H, D
; Bit Declarations for CAN2_BUF_CON05
CAN2_BUF_CON05_EN                .DEFINE  01H
CAN2_BUF_CON05_RX_TXn            .DEFINE  02H
CAN2_BUF_CON05_OVER_EN           .DEFINE  04H
CAN2_BUF_CON05_RTR_EN            .DEFINE  08H
CAN2_BUF_CON05_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON05_TX_REQ            .DEFINE  020H
CAN2_BUF_CON05_RX_FULL           .DEFINE  040H
CAN2_BUF_CON05_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON06, 040008058H, D
; Bit Declarations for CAN2_BUF_CON06
CAN2_BUF_CON06_EN                .DEFINE  01H
CAN2_BUF_CON06_RX_TXn            .DEFINE  02H
CAN2_BUF_CON06_OVER_EN           .DEFINE  04H
CAN2_BUF_CON06_RTR_EN            .DEFINE  08H
CAN2_BUF_CON06_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON06_TX_REQ            .DEFINE  020H
CAN2_BUF_CON06_RX_FULL           .DEFINE  040H
CAN2_BUF_CON06_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON07, 04000805CH, D
; Bit Declarations for CAN2_BUF_CON07
CAN2_BUF_CON07_EN                .DEFINE  01H
CAN2_BUF_CON07_RX_TXn            .DEFINE  02H
CAN2_BUF_CON07_OVER_EN           .DEFINE  04H
CAN2_BUF_CON07_RTR_EN            .DEFINE  08H
CAN2_BUF_CON07_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON07_TX_REQ            .DEFINE  020H
CAN2_BUF_CON07_RX_FULL           .DEFINE  040H
CAN2_BUF_CON07_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON08, 040008060H, D
; Bit Declarations for CAN2_BUF_CON08
CAN2_BUF_CON08_EN                .DEFINE  01H
CAN2_BUF_CON08_RX_TXn            .DEFINE  02H
CAN2_BUF_CON08_OVER_EN           .DEFINE  04H
CAN2_BUF_CON08_RTR_EN            .DEFINE  08H
CAN2_BUF_CON08_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON08_TX_REQ            .DEFINE  020H
CAN2_BUF_CON08_RX_FULL           .DEFINE  040H
CAN2_BUF_CON08_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON09, 040008064H, D
; Bit Declarations for CAN2_BUF_CON09
CAN2_BUF_CON09_EN                .DEFINE  01H
CAN2_BUF_CON09_RX_TXn            .DEFINE  02H
CAN2_BUF_CON09_OVER_EN           .DEFINE  04H
CAN2_BUF_CON09_RTR_EN            .DEFINE  08H
CAN2_BUF_CON09_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON09_TX_REQ            .DEFINE  020H
CAN2_BUF_CON09_RX_FULL           .DEFINE  040H
CAN2_BUF_CON09_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON10, 040008068H, D
; Bit Declarations for CAN2_BUF_CON10
CAN2_BUF_CON10_EN                .DEFINE  01H
CAN2_BUF_CON10_RX_TXn            .DEFINE  02H
CAN2_BUF_CON10_OVER_EN           .DEFINE  04H
CAN2_BUF_CON10_RTR_EN            .DEFINE  08H
CAN2_BUF_CON10_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON10_TX_REQ            .DEFINE  020H
CAN2_BUF_CON10_RX_FULL           .DEFINE  040H
CAN2_BUF_CON10_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON11, 04000806CH, D
; Bit Declarations for CAN2_BUF_CON11
CAN2_BUF_CON11_EN                .DEFINE  01H
CAN2_BUF_CON11_RX_TXn            .DEFINE  02H
CAN2_BUF_CON11_OVER_EN           .DEFINE  04H
CAN2_BUF_CON11_RTR_EN            .DEFINE  08H
CAN2_BUF_CON11_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON11_TX_REQ            .DEFINE  020H
CAN2_BUF_CON11_RX_FULL           .DEFINE  040H
CAN2_BUF_CON11_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON12, 040008070H, D
; Bit Declarations for CAN2_BUF_CON12
CAN2_BUF_CON12_EN                .DEFINE  01H
CAN2_BUF_CON12_RX_TXn            .DEFINE  02H
CAN2_BUF_CON12_OVER_EN           .DEFINE  04H
CAN2_BUF_CON12_RTR_EN            .DEFINE  08H
CAN2_BUF_CON12_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON12_TX_REQ            .DEFINE  020H
CAN2_BUF_CON12_RX_FULL           .DEFINE  040H
CAN2_BUF_CON12_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON13, 040008074H, D
; Bit Declarations for CAN2_BUF_CON13
CAN2_BUF_CON13_EN                .DEFINE  01H
CAN2_BUF_CON13_RX_TXn            .DEFINE  02H
CAN2_BUF_CON13_OVER_EN           .DEFINE  04H
CAN2_BUF_CON13_RTR_EN            .DEFINE  08H
CAN2_BUF_CON13_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON13_TX_REQ            .DEFINE  020H
CAN2_BUF_CON13_RX_FULL           .DEFINE  040H
CAN2_BUF_CON13_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON14, 040008078H, D
; Bit Declarations for CAN2_BUF_CON14
CAN2_BUF_CON14_EN                .DEFINE  01H
CAN2_BUF_CON14_RX_TXn            .DEFINE  02H
CAN2_BUF_CON14_OVER_EN           .DEFINE  04H
CAN2_BUF_CON14_RTR_EN            .DEFINE  08H
CAN2_BUF_CON14_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON14_TX_REQ            .DEFINE  020H
CAN2_BUF_CON14_RX_FULL           .DEFINE  040H
CAN2_BUF_CON14_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON15, 04000807CH, D
; Bit Declarations for CAN2_BUF_CON15
CAN2_BUF_CON15_EN                .DEFINE  01H
CAN2_BUF_CON15_RX_TXn            .DEFINE  02H
CAN2_BUF_CON15_OVER_EN           .DEFINE  04H
CAN2_BUF_CON15_RTR_EN            .DEFINE  08H
CAN2_BUF_CON15_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON15_TX_REQ            .DEFINE  020H
CAN2_BUF_CON15_RX_FULL           .DEFINE  040H
CAN2_BUF_CON15_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON16, 040008080H, D
; Bit Declarations for CAN2_BUF_CON16
CAN2_BUF_CON16_EN                .DEFINE  01H
CAN2_BUF_CON16_RX_TXn            .DEFINE  02H
CAN2_BUF_CON16_OVER_EN           .DEFINE  04H
CAN2_BUF_CON16_RTR_EN            .DEFINE  08H
CAN2_BUF_CON16_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON16_TX_REQ            .DEFINE  020H
CAN2_BUF_CON16_RX_FULL           .DEFINE  040H
CAN2_BUF_CON16_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON17, 040008084H, D
; Bit Declarations for CAN2_BUF_CON17
CAN2_BUF_CON17_EN                .DEFINE  01H
CAN2_BUF_CON17_RX_TXn            .DEFINE  02H
CAN2_BUF_CON17_OVER_EN           .DEFINE  04H
CAN2_BUF_CON17_RTR_EN            .DEFINE  08H
CAN2_BUF_CON17_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON17_TX_REQ            .DEFINE  020H
CAN2_BUF_CON17_RX_FULL           .DEFINE  040H
CAN2_BUF_CON17_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON18, 040008088H, D
; Bit Declarations for CAN2_BUF_CON18
CAN2_BUF_CON18_EN                .DEFINE  01H
CAN2_BUF_CON18_RX_TXn            .DEFINE  02H
CAN2_BUF_CON18_OVER_EN           .DEFINE  04H
CAN2_BUF_CON18_RTR_EN            .DEFINE  08H
CAN2_BUF_CON18_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON18_TX_REQ            .DEFINE  020H
CAN2_BUF_CON18_RX_FULL           .DEFINE  040H
CAN2_BUF_CON18_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON19, 04000808CH, D
; Bit Declarations for CAN2_BUF_CON19
CAN2_BUF_CON19_EN                .DEFINE  01H
CAN2_BUF_CON19_RX_TXn            .DEFINE  02H
CAN2_BUF_CON19_OVER_EN           .DEFINE  04H
CAN2_BUF_CON19_RTR_EN            .DEFINE  08H
CAN2_BUF_CON19_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON19_TX_REQ            .DEFINE  020H
CAN2_BUF_CON19_RX_FULL           .DEFINE  040H
CAN2_BUF_CON19_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON20, 040008090H, D
; Bit Declarations for CAN2_BUF_CON20
CAN2_BUF_CON20_EN                .DEFINE  01H
CAN2_BUF_CON20_RX_TXn            .DEFINE  02H
CAN2_BUF_CON20_OVER_EN           .DEFINE  04H
CAN2_BUF_CON20_RTR_EN            .DEFINE  08H
CAN2_BUF_CON20_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON20_TX_REQ            .DEFINE  020H
CAN2_BUF_CON20_RX_FULL           .DEFINE  040H
CAN2_BUF_CON20_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON21, 040008094H, D
; Bit Declarations for CAN2_BUF_CON21
CAN2_BUF_CON21_EN                .DEFINE  01H
CAN2_BUF_CON21_RX_TXn            .DEFINE  02H
CAN2_BUF_CON21_OVER_EN           .DEFINE  04H
CAN2_BUF_CON21_RTR_EN            .DEFINE  08H
CAN2_BUF_CON21_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON21_TX_REQ            .DEFINE  020H
CAN2_BUF_CON21_RX_FULL           .DEFINE  040H
CAN2_BUF_CON21_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON22, 040008098H, D
; Bit Declarations for CAN2_BUF_CON22
CAN2_BUF_CON22_EN                .DEFINE  01H
CAN2_BUF_CON22_RX_TXn            .DEFINE  02H
CAN2_BUF_CON22_OVER_EN           .DEFINE  04H
CAN2_BUF_CON22_RTR_EN            .DEFINE  08H
CAN2_BUF_CON22_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON22_TX_REQ            .DEFINE  020H
CAN2_BUF_CON22_RX_FULL           .DEFINE  040H
CAN2_BUF_CON22_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON23, 04000809CH, D
; Bit Declarations for CAN2_BUF_CON23
CAN2_BUF_CON23_EN                .DEFINE  01H
CAN2_BUF_CON23_RX_TXn            .DEFINE  02H
CAN2_BUF_CON23_OVER_EN           .DEFINE  04H
CAN2_BUF_CON23_RTR_EN            .DEFINE  08H
CAN2_BUF_CON23_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON23_TX_REQ            .DEFINE  020H
CAN2_BUF_CON23_RX_FULL           .DEFINE  040H
CAN2_BUF_CON23_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON24, 0400080A0H, D
; Bit Declarations for CAN2_BUF_CON24
CAN2_BUF_CON24_EN                .DEFINE  01H
CAN2_BUF_CON24_RX_TXn            .DEFINE  02H
CAN2_BUF_CON24_OVER_EN           .DEFINE  04H
CAN2_BUF_CON24_RTR_EN            .DEFINE  08H
CAN2_BUF_CON24_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON24_TX_REQ            .DEFINE  020H
CAN2_BUF_CON24_RX_FULL           .DEFINE  040H
CAN2_BUF_CON24_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON25, 0400080A4H, D
; Bit Declarations for CAN2_BUF_CON25
CAN2_BUF_CON25_EN                .DEFINE  01H
CAN2_BUF_CON25_RX_TXn            .DEFINE  02H
CAN2_BUF_CON25_OVER_EN           .DEFINE  04H
CAN2_BUF_CON25_RTR_EN            .DEFINE  08H
CAN2_BUF_CON25_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON25_TX_REQ            .DEFINE  020H
CAN2_BUF_CON25_RX_FULL           .DEFINE  040H
CAN2_BUF_CON25_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON26, 0400080A8H, D
; Bit Declarations for CAN2_BUF_CON26
CAN2_BUF_CON26_EN                .DEFINE  01H
CAN2_BUF_CON26_RX_TXn            .DEFINE  02H
CAN2_BUF_CON26_OVER_EN           .DEFINE  04H
CAN2_BUF_CON26_RTR_EN            .DEFINE  08H
CAN2_BUF_CON26_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON26_TX_REQ            .DEFINE  020H
CAN2_BUF_CON26_RX_FULL           .DEFINE  040H
CAN2_BUF_CON26_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON27, 0400080ACH, D
; Bit Declarations for CAN2_BUF_CON27
CAN2_BUF_CON27_EN                .DEFINE  01H
CAN2_BUF_CON27_RX_TXn            .DEFINE  02H
CAN2_BUF_CON27_OVER_EN           .DEFINE  04H
CAN2_BUF_CON27_RTR_EN            .DEFINE  08H
CAN2_BUF_CON27_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON27_TX_REQ            .DEFINE  020H
CAN2_BUF_CON27_RX_FULL           .DEFINE  040H
CAN2_BUF_CON27_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON28, 0400080B0H, D
; Bit Declarations for CAN2_BUF_CON28
CAN2_BUF_CON28_EN                .DEFINE  01H
CAN2_BUF_CON28_RX_TXn            .DEFINE  02H
CAN2_BUF_CON28_OVER_EN           .DEFINE  04H
CAN2_BUF_CON28_RTR_EN            .DEFINE  08H
CAN2_BUF_CON28_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON28_TX_REQ            .DEFINE  020H
CAN2_BUF_CON28_RX_FULL           .DEFINE  040H
CAN2_BUF_CON28_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON29, 0400080B4H, D
; Bit Declarations for CAN2_BUF_CON29
CAN2_BUF_CON29_EN                .DEFINE  01H
CAN2_BUF_CON29_RX_TXn            .DEFINE  02H
CAN2_BUF_CON29_OVER_EN           .DEFINE  04H
CAN2_BUF_CON29_RTR_EN            .DEFINE  08H
CAN2_BUF_CON29_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON29_TX_REQ            .DEFINE  020H
CAN2_BUF_CON29_RX_FULL           .DEFINE  040H
CAN2_BUF_CON29_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON30, 0400080B8H, D
; Bit Declarations for CAN2_BUF_CON30
CAN2_BUF_CON30_EN                .DEFINE  01H
CAN2_BUF_CON30_RX_TXn            .DEFINE  02H
CAN2_BUF_CON30_OVER_EN           .DEFINE  04H
CAN2_BUF_CON30_RTR_EN            .DEFINE  08H
CAN2_BUF_CON30_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON30_TX_REQ            .DEFINE  020H
CAN2_BUF_CON30_RX_FULL           .DEFINE  040H
CAN2_BUF_CON30_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_BUF_CON31, 0400080BCH, D
; Bit Declarations for CAN2_BUF_CON31
CAN2_BUF_CON31_EN                .DEFINE  01H
CAN2_BUF_CON31_RX_TXn            .DEFINE  02H
CAN2_BUF_CON31_OVER_EN           .DEFINE  04H
CAN2_BUF_CON31_RTR_EN            .DEFINE  08H
CAN2_BUF_CON31_PRIOR_0           .DEFINE  010H
CAN2_BUF_CON31_TX_REQ            .DEFINE  020H
CAN2_BUF_CON31_RX_FULL           .DEFINE  040H
CAN2_BUF_CON31_OVER_WR           .DEFINE  080H

_DEFINE_SFR CAN2_INT_RX, 0400080C0H, D
_DEFINE_SFR CAN2_RX, 0400080C4H, D
_DEFINE_SFR CAN2_INT_TX, 0400080C8H, D
_DEFINE_SFR CAN2_TX, 0400080CCH, D
_DEFINE_SFR CAN2_BUF_00_ID, 040008200H, D
; Bit Declarations for CAN2_BUF_00_ID
CAN2_BUF_00_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_00_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_00_DLC, 040008204H, D
; Bit Declarations for CAN2_BUF_00_DLC
CAN2_BUF_00_DLC_DLC              .DEFINE  0FH
CAN2_BUF_00_DLC_RTR              .DEFINE  0100H
CAN2_BUF_00_DLC_R1               .DEFINE  0200H
CAN2_BUF_00_DLC_R0               .DEFINE  0400H
CAN2_BUF_00_DLC_SSR              .DEFINE  0800H
CAN2_BUF_00_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_00_DATAL, 040008208H, D
; Bit Declarations for CAN2_BUF_00_DATAL
CAN2_BUF_00_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_00_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_00_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_00_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_00_DATAH, 04000820CH, D
; Bit Declarations for CAN2_BUF_00_DATAH
CAN2_BUF_00_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_00_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_00_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_00_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_01_ID, 040008210H, D
; Bit Declarations for CAN2_BUF_01_ID
CAN2_BUF_01_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_01_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_01_DLC, 040008214H, D
; Bit Declarations for CAN2_BUF_01_DLC
CAN2_BUF_01_DLC_DLC              .DEFINE  0FH
CAN2_BUF_01_DLC_RTR              .DEFINE  0100H
CAN2_BUF_01_DLC_R1               .DEFINE  0200H
CAN2_BUF_01_DLC_R0               .DEFINE  0400H
CAN2_BUF_01_DLC_SSR              .DEFINE  0800H
CAN2_BUF_01_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_01_DATAL, 040008218H, D
; Bit Declarations for CAN2_BUF_01_DATAL
CAN2_BUF_01_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_01_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_01_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_01_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_01_DATAH, 04000821CH, D
; Bit Declarations for CAN2_BUF_01_DATAH
CAN2_BUF_01_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_01_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_01_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_01_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_02_ID, 040008220H, D
; Bit Declarations for CAN2_BUF_02_ID
CAN2_BUF_02_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_02_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_02_DLC, 040008224H, D
; Bit Declarations for CAN2_BUF_02_DLC
CAN2_BUF_02_DLC_DLC              .DEFINE  0FH
CAN2_BUF_02_DLC_RTR              .DEFINE  0100H
CAN2_BUF_02_DLC_R1               .DEFINE  0200H
CAN2_BUF_02_DLC_R0               .DEFINE  0400H
CAN2_BUF_02_DLC_SSR              .DEFINE  0800H
CAN2_BUF_02_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_02_DATAL, 040008228H, D
; Bit Declarations for CAN2_BUF_02_DATAL
CAN2_BUF_02_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_02_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_02_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_02_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_02_DATAH, 04000822CH, D
; Bit Declarations for CAN2_BUF_02_DATAH
CAN2_BUF_02_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_02_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_02_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_02_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_03_ID, 040008230H, D
; Bit Declarations for CAN2_BUF_03_ID
CAN2_BUF_03_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_03_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_03_DLC, 040008234H, D
; Bit Declarations for CAN2_BUF_03_DLC
CAN2_BUF_03_DLC_DLC              .DEFINE  0FH
CAN2_BUF_03_DLC_RTR              .DEFINE  0100H
CAN2_BUF_03_DLC_R1               .DEFINE  0200H
CAN2_BUF_03_DLC_R0               .DEFINE  0400H
CAN2_BUF_03_DLC_SSR              .DEFINE  0800H
CAN2_BUF_03_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_03_DATAL, 040008238H, D
; Bit Declarations for CAN2_BUF_03_DATAL
CAN2_BUF_03_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_03_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_03_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_03_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_03_DATAH, 04000823CH, D
; Bit Declarations for CAN2_BUF_03_DATAH
CAN2_BUF_03_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_03_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_03_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_03_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_04_ID, 040008240H, D
; Bit Declarations for CAN2_BUF_04_ID
CAN2_BUF_04_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_04_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_04_DLC, 040008244H, D
; Bit Declarations for CAN2_BUF_04_DLC
CAN2_BUF_04_DLC_DLC              .DEFINE  0FH
CAN2_BUF_04_DLC_RTR              .DEFINE  0100H
CAN2_BUF_04_DLC_R1               .DEFINE  0200H
CAN2_BUF_04_DLC_R0               .DEFINE  0400H
CAN2_BUF_04_DLC_SSR              .DEFINE  0800H
CAN2_BUF_04_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_04_DATAL, 040008248H, D
; Bit Declarations for CAN2_BUF_04_DATAL
CAN2_BUF_04_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_04_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_04_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_04_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_04_DATAH, 04000824CH, D
; Bit Declarations for CAN2_BUF_04_DATAH
CAN2_BUF_04_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_04_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_04_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_04_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_05_ID, 040008250H, D
; Bit Declarations for CAN2_BUF_05_ID
CAN2_BUF_05_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_05_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_05_DLC, 040008254H, D
; Bit Declarations for CAN2_BUF_05_DLC
CAN2_BUF_05_DLC_DLC              .DEFINE  0FH
CAN2_BUF_05_DLC_RTR              .DEFINE  0100H
CAN2_BUF_05_DLC_R1               .DEFINE  0200H
CAN2_BUF_05_DLC_R0               .DEFINE  0400H
CAN2_BUF_05_DLC_SSR              .DEFINE  0800H
CAN2_BUF_05_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_05_DATAL, 040008258H, D
; Bit Declarations for CAN2_BUF_05_DATAL
CAN2_BUF_05_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_05_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_05_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_05_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_05_DATAH, 04000825CH, D
; Bit Declarations for CAN2_BUF_05_DATAH
CAN2_BUF_05_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_05_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_05_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_05_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_06_ID, 040008260H, D
; Bit Declarations for CAN2_BUF_06_ID
CAN2_BUF_06_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_06_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_06_DLC, 040008264H, D
; Bit Declarations for CAN2_BUF_06_DLC
CAN2_BUF_06_DLC_DLC              .DEFINE  0FH
CAN2_BUF_06_DLC_RTR              .DEFINE  0100H
CAN2_BUF_06_DLC_R1               .DEFINE  0200H
CAN2_BUF_06_DLC_R0               .DEFINE  0400H
CAN2_BUF_06_DLC_SSR              .DEFINE  0800H
CAN2_BUF_06_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_06_DATAL, 040008268H, D
; Bit Declarations for CAN2_BUF_06_DATAL
CAN2_BUF_06_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_06_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_06_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_06_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_06_DATAH, 04000826CH, D
; Bit Declarations for CAN2_BUF_06_DATAH
CAN2_BUF_06_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_06_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_06_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_06_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_07_ID, 040008270H, D
; Bit Declarations for CAN2_BUF_07_ID
CAN2_BUF_07_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_07_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_07_DLC, 040008274H, D
; Bit Declarations for CAN2_BUF_07_DLC
CAN2_BUF_07_DLC_DLC              .DEFINE  0FH
CAN2_BUF_07_DLC_RTR              .DEFINE  0100H
CAN2_BUF_07_DLC_R1               .DEFINE  0200H
CAN2_BUF_07_DLC_R0               .DEFINE  0400H
CAN2_BUF_07_DLC_SSR              .DEFINE  0800H
CAN2_BUF_07_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_07_DATAL, 040008278H, D
; Bit Declarations for CAN2_BUF_07_DATAL
CAN2_BUF_07_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_07_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_07_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_07_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_07_DATAH, 04000827CH, D
; Bit Declarations for CAN2_BUF_07_DATAH
CAN2_BUF_07_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_07_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_07_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_07_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_08_ID, 040008280H, D
; Bit Declarations for CAN2_BUF_08_ID
CAN2_BUF_08_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_08_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_08_DLC, 040008284H, D
; Bit Declarations for CAN2_BUF_08_DLC
CAN2_BUF_08_DLC_DLC              .DEFINE  0FH
CAN2_BUF_08_DLC_RTR              .DEFINE  0100H
CAN2_BUF_08_DLC_R1               .DEFINE  0200H
CAN2_BUF_08_DLC_R0               .DEFINE  0400H
CAN2_BUF_08_DLC_SSR              .DEFINE  0800H
CAN2_BUF_08_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_08_DATAL, 040008288H, D
; Bit Declarations for CAN2_BUF_08_DATAL
CAN2_BUF_08_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_08_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_08_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_08_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_08_DATAH, 04000828CH, D
; Bit Declarations for CAN2_BUF_08_DATAH
CAN2_BUF_08_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_08_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_08_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_08_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_09_ID, 040008290H, D
; Bit Declarations for CAN2_BUF_09_ID
CAN2_BUF_09_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_09_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_09_DLC, 040008294H, D
; Bit Declarations for CAN2_BUF_09_DLC
CAN2_BUF_09_DLC_DLC              .DEFINE  0FH
CAN2_BUF_09_DLC_RTR              .DEFINE  0100H
CAN2_BUF_09_DLC_R1               .DEFINE  0200H
CAN2_BUF_09_DLC_R0               .DEFINE  0400H
CAN2_BUF_09_DLC_SSR              .DEFINE  0800H
CAN2_BUF_09_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_09_DATAL, 040008298H, D
; Bit Declarations for CAN2_BUF_09_DATAL
CAN2_BUF_09_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_09_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_09_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_09_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_09_DATAH, 04000829CH, D
; Bit Declarations for CAN2_BUF_09_DATAH
CAN2_BUF_09_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_09_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_09_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_09_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_10_ID, 0400082A0H, D
; Bit Declarations for CAN2_BUF_10_ID
CAN2_BUF_10_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_10_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_10_DLC, 0400082A4H, D
; Bit Declarations for CAN2_BUF_10_DLC
CAN2_BUF_10_DLC_DLC              .DEFINE  0FH
CAN2_BUF_10_DLC_RTR              .DEFINE  0100H
CAN2_BUF_10_DLC_R1               .DEFINE  0200H
CAN2_BUF_10_DLC_R0               .DEFINE  0400H
CAN2_BUF_10_DLC_SSR              .DEFINE  0800H
CAN2_BUF_10_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_10_DATAL, 0400082A8H, D
; Bit Declarations for CAN2_BUF_10_DATAL
CAN2_BUF_10_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_10_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_10_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_10_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_10_DATAH, 0400082ACH, D
; Bit Declarations for CAN2_BUF_10_DATAH
CAN2_BUF_10_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_10_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_10_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_10_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_11_ID, 0400082B0H, D
; Bit Declarations for CAN2_BUF_11_ID
CAN2_BUF_11_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_11_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_11_DLC, 0400082B4H, D
; Bit Declarations for CAN2_BUF_11_DLC
CAN2_BUF_11_DLC_DLC              .DEFINE  0FH
CAN2_BUF_11_DLC_RTR              .DEFINE  0100H
CAN2_BUF_11_DLC_R1               .DEFINE  0200H
CAN2_BUF_11_DLC_R0               .DEFINE  0400H
CAN2_BUF_11_DLC_SSR              .DEFINE  0800H
CAN2_BUF_11_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_11_DATAL, 0400082B8H, D
; Bit Declarations for CAN2_BUF_11_DATAL
CAN2_BUF_11_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_11_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_11_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_11_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_11_DATAH, 0400082BCH, D
; Bit Declarations for CAN2_BUF_11_DATAH
CAN2_BUF_11_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_11_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_11_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_11_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_12_ID, 0400082C0H, D
; Bit Declarations for CAN2_BUF_12_ID
CAN2_BUF_12_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_12_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_12_DLC, 0400082C4H, D
; Bit Declarations for CAN2_BUF_12_DLC
CAN2_BUF_12_DLC_DLC              .DEFINE  0FH
CAN2_BUF_12_DLC_RTR              .DEFINE  0100H
CAN2_BUF_12_DLC_R1               .DEFINE  0200H
CAN2_BUF_12_DLC_R0               .DEFINE  0400H
CAN2_BUF_12_DLC_SSR              .DEFINE  0800H
CAN2_BUF_12_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_12_DATAL, 0400082C8H, D
; Bit Declarations for CAN2_BUF_12_DATAL
CAN2_BUF_12_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_12_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_12_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_12_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_12_DATAH, 0400082CCH, D
; Bit Declarations for CAN2_BUF_12_DATAH
CAN2_BUF_12_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_12_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_12_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_12_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_13_ID, 0400082D0H, D
; Bit Declarations for CAN2_BUF_13_ID
CAN2_BUF_13_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_13_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_13_DLC, 0400082D4H, D
; Bit Declarations for CAN2_BUF_13_DLC
CAN2_BUF_13_DLC_DLC              .DEFINE  0FH
CAN2_BUF_13_DLC_RTR              .DEFINE  0100H
CAN2_BUF_13_DLC_R1               .DEFINE  0200H
CAN2_BUF_13_DLC_R0               .DEFINE  0400H
CAN2_BUF_13_DLC_SSR              .DEFINE  0800H
CAN2_BUF_13_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_13_DATAL, 0400082D8H, D
; Bit Declarations for CAN2_BUF_13_DATAL
CAN2_BUF_13_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_13_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_13_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_13_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_13_DATAH, 0400082DCH, D
; Bit Declarations for CAN2_BUF_13_DATAH
CAN2_BUF_13_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_13_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_13_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_13_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_14_ID, 0400082E0H, D
; Bit Declarations for CAN2_BUF_14_ID
CAN2_BUF_14_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_14_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_14_DLC, 0400082E4H, D
; Bit Declarations for CAN2_BUF_14_DLC
CAN2_BUF_14_DLC_DLC              .DEFINE  0FH
CAN2_BUF_14_DLC_RTR              .DEFINE  0100H
CAN2_BUF_14_DLC_R1               .DEFINE  0200H
CAN2_BUF_14_DLC_R0               .DEFINE  0400H
CAN2_BUF_14_DLC_SSR              .DEFINE  0800H
CAN2_BUF_14_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_14_DATAL, 0400082E8H, D
; Bit Declarations for CAN2_BUF_14_DATAL
CAN2_BUF_14_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_14_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_14_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_14_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_14_DATAH, 0400082ECH, D
; Bit Declarations for CAN2_BUF_14_DATAH
CAN2_BUF_14_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_14_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_14_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_14_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_15_ID, 0400082F0H, D
; Bit Declarations for CAN2_BUF_15_ID
CAN2_BUF_15_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_15_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_15_DLC, 0400082F4H, D
; Bit Declarations for CAN2_BUF_15_DLC
CAN2_BUF_15_DLC_DLC              .DEFINE  0FH
CAN2_BUF_15_DLC_RTR              .DEFINE  0100H
CAN2_BUF_15_DLC_R1               .DEFINE  0200H
CAN2_BUF_15_DLC_R0               .DEFINE  0400H
CAN2_BUF_15_DLC_SSR              .DEFINE  0800H
CAN2_BUF_15_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_15_DATAL, 0400082F8H, D
; Bit Declarations for CAN2_BUF_15_DATAL
CAN2_BUF_15_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_15_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_15_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_15_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_15_DATAH, 0400082FCH, D
; Bit Declarations for CAN2_BUF_15_DATAH
CAN2_BUF_15_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_15_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_15_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_15_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_16_ID, 040008300H, D
; Bit Declarations for CAN2_BUF_16_ID
CAN2_BUF_16_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_16_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_16_DLC, 040008304H, D
; Bit Declarations for CAN2_BUF_16_DLC
CAN2_BUF_16_DLC_DLC              .DEFINE  0FH
CAN2_BUF_16_DLC_RTR              .DEFINE  0100H
CAN2_BUF_16_DLC_R1               .DEFINE  0200H
CAN2_BUF_16_DLC_R0               .DEFINE  0400H
CAN2_BUF_16_DLC_SSR              .DEFINE  0800H
CAN2_BUF_16_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_16_DATAL, 040008308H, D
; Bit Declarations for CAN2_BUF_16_DATAL
CAN2_BUF_16_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_16_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_16_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_16_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_16_DATAH, 04000830CH, D
; Bit Declarations for CAN2_BUF_16_DATAH
CAN2_BUF_16_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_16_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_16_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_16_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_17_ID, 040008310H, D
; Bit Declarations for CAN2_BUF_17_ID
CAN2_BUF_17_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_17_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_17_DLC, 040008314H, D
; Bit Declarations for CAN2_BUF_17_DLC
CAN2_BUF_17_DLC_DLC              .DEFINE  0FH
CAN2_BUF_17_DLC_RTR              .DEFINE  0100H
CAN2_BUF_17_DLC_R1               .DEFINE  0200H
CAN2_BUF_17_DLC_R0               .DEFINE  0400H
CAN2_BUF_17_DLC_SSR              .DEFINE  0800H
CAN2_BUF_17_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_17_DATAL, 040008318H, D
; Bit Declarations for CAN2_BUF_17_DATAL
CAN2_BUF_17_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_17_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_17_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_17_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_17_DATAH, 04000831CH, D
; Bit Declarations for CAN2_BUF_17_DATAH
CAN2_BUF_17_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_17_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_17_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_17_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_18_ID, 040008320H, D
; Bit Declarations for CAN2_BUF_18_ID
CAN2_BUF_18_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_18_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_18_DLC, 040008324H, D
; Bit Declarations for CAN2_BUF_18_DLC
CAN2_BUF_18_DLC_DLC              .DEFINE  0FH
CAN2_BUF_18_DLC_RTR              .DEFINE  0100H
CAN2_BUF_18_DLC_R1               .DEFINE  0200H
CAN2_BUF_18_DLC_R0               .DEFINE  0400H
CAN2_BUF_18_DLC_SSR              .DEFINE  0800H
CAN2_BUF_18_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_18_DATAL, 040008328H, D
; Bit Declarations for CAN2_BUF_18_DATAL
CAN2_BUF_18_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_18_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_18_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_18_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_18_DATAH, 04000832CH, D
; Bit Declarations for CAN2_BUF_18_DATAH
CAN2_BUF_18_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_18_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_18_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_18_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_19_ID, 040008330H, D
; Bit Declarations for CAN2_BUF_19_ID
CAN2_BUF_19_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_19_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_19_DLC, 040008334H, D
; Bit Declarations for CAN2_BUF_19_DLC
CAN2_BUF_19_DLC_DLC              .DEFINE  0FH
CAN2_BUF_19_DLC_RTR              .DEFINE  0100H
CAN2_BUF_19_DLC_R1               .DEFINE  0200H
CAN2_BUF_19_DLC_R0               .DEFINE  0400H
CAN2_BUF_19_DLC_SSR              .DEFINE  0800H
CAN2_BUF_19_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_19_DATAL, 040008338H, D
; Bit Declarations for CAN2_BUF_19_DATAL
CAN2_BUF_19_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_19_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_19_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_19_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_19_DATAH, 04000833CH, D
; Bit Declarations for CAN2_BUF_19_DATAH
CAN2_BUF_19_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_19_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_19_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_19_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_20_ID, 040008340H, D
; Bit Declarations for CAN2_BUF_20_ID
CAN2_BUF_20_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_20_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_20_DLC, 040008344H, D
; Bit Declarations for CAN2_BUF_20_DLC
CAN2_BUF_20_DLC_DLC              .DEFINE  0FH
CAN2_BUF_20_DLC_RTR              .DEFINE  0100H
CAN2_BUF_20_DLC_R1               .DEFINE  0200H
CAN2_BUF_20_DLC_R0               .DEFINE  0400H
CAN2_BUF_20_DLC_SSR              .DEFINE  0800H
CAN2_BUF_20_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_20_DATAL, 040008348H, D
; Bit Declarations for CAN2_BUF_20_DATAL
CAN2_BUF_20_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_20_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_20_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_20_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_20_DATAH, 04000834CH, D
; Bit Declarations for CAN2_BUF_20_DATAH
CAN2_BUF_20_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_20_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_20_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_20_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_21_ID, 040008350H, D
; Bit Declarations for CAN2_BUF_21_ID
CAN2_BUF_21_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_21_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_21_DLC, 040008354H, D
; Bit Declarations for CAN2_BUF_21_DLC
CAN2_BUF_21_DLC_DLC              .DEFINE  0FH
CAN2_BUF_21_DLC_RTR              .DEFINE  0100H
CAN2_BUF_21_DLC_R1               .DEFINE  0200H
CAN2_BUF_21_DLC_R0               .DEFINE  0400H
CAN2_BUF_21_DLC_SSR              .DEFINE  0800H
CAN2_BUF_21_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_21_DATAL, 040008358H, D
; Bit Declarations for CAN2_BUF_21_DATAL
CAN2_BUF_21_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_21_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_21_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_21_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_21_DATAH, 04000835CH, D
; Bit Declarations for CAN2_BUF_21_DATAH
CAN2_BUF_21_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_21_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_21_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_21_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_22_ID, 040008360H, D
; Bit Declarations for CAN2_BUF_22_ID
CAN2_BUF_22_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_22_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_22_DLC, 040008364H, D
; Bit Declarations for CAN2_BUF_22_DLC
CAN2_BUF_22_DLC_DLC              .DEFINE  0FH
CAN2_BUF_22_DLC_RTR              .DEFINE  0100H
CAN2_BUF_22_DLC_R1               .DEFINE  0200H
CAN2_BUF_22_DLC_R0               .DEFINE  0400H
CAN2_BUF_22_DLC_SSR              .DEFINE  0800H
CAN2_BUF_22_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_22_DATAL, 040008368H, D
; Bit Declarations for CAN2_BUF_22_DATAL
CAN2_BUF_22_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_22_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_22_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_22_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_22_DATAH, 04000836CH, D
; Bit Declarations for CAN2_BUF_22_DATAH
CAN2_BUF_22_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_22_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_22_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_22_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_23_ID, 040008370H, D
; Bit Declarations for CAN2_BUF_23_ID
CAN2_BUF_23_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_23_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_23_DLC, 040008374H, D
; Bit Declarations for CAN2_BUF_23_DLC
CAN2_BUF_23_DLC_DLC              .DEFINE  0FH
CAN2_BUF_23_DLC_RTR              .DEFINE  0100H
CAN2_BUF_23_DLC_R1               .DEFINE  0200H
CAN2_BUF_23_DLC_R0               .DEFINE  0400H
CAN2_BUF_23_DLC_SSR              .DEFINE  0800H
CAN2_BUF_23_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_23_DATAL, 040008378H, D
; Bit Declarations for CAN2_BUF_23_DATAL
CAN2_BUF_23_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_23_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_23_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_23_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_23_DATAH, 04000837CH, D
; Bit Declarations for CAN2_BUF_23_DATAH
CAN2_BUF_23_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_23_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_23_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_23_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_24_ID, 040008380H, D
; Bit Declarations for CAN2_BUF_24_ID
CAN2_BUF_24_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_24_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_24_DLC, 040008384H, D
; Bit Declarations for CAN2_BUF_24_DLC
CAN2_BUF_24_DLC_DLC              .DEFINE  0FH
CAN2_BUF_24_DLC_RTR              .DEFINE  0100H
CAN2_BUF_24_DLC_R1               .DEFINE  0200H
CAN2_BUF_24_DLC_R0               .DEFINE  0400H
CAN2_BUF_24_DLC_SSR              .DEFINE  0800H
CAN2_BUF_24_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_24_DATAL, 040008388H, D
; Bit Declarations for CAN2_BUF_24_DATAL
CAN2_BUF_24_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_24_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_24_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_24_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_24_DATAH, 04000838CH, D
; Bit Declarations for CAN2_BUF_24_DATAH
CAN2_BUF_24_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_24_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_24_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_24_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_25_ID, 040008390H, D
; Bit Declarations for CAN2_BUF_25_ID
CAN2_BUF_25_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_25_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_25_DLC, 040008394H, D
; Bit Declarations for CAN2_BUF_25_DLC
CAN2_BUF_25_DLC_DLC              .DEFINE  0FH
CAN2_BUF_25_DLC_RTR              .DEFINE  0100H
CAN2_BUF_25_DLC_R1               .DEFINE  0200H
CAN2_BUF_25_DLC_R0               .DEFINE  0400H
CAN2_BUF_25_DLC_SSR              .DEFINE  0800H
CAN2_BUF_25_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_25_DATAL, 040008398H, D
; Bit Declarations for CAN2_BUF_25_DATAL
CAN2_BUF_25_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_25_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_25_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_25_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_25_DATAH, 04000839CH, D
; Bit Declarations for CAN2_BUF_25_DATAH
CAN2_BUF_25_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_25_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_25_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_25_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_26_ID, 0400083A0H, D
; Bit Declarations for CAN2_BUF_26_ID
CAN2_BUF_26_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_26_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_26_DLC, 0400083A4H, D
; Bit Declarations for CAN2_BUF_26_DLC
CAN2_BUF_26_DLC_DLC              .DEFINE  0FH
CAN2_BUF_26_DLC_RTR              .DEFINE  0100H
CAN2_BUF_26_DLC_R1               .DEFINE  0200H
CAN2_BUF_26_DLC_R0               .DEFINE  0400H
CAN2_BUF_26_DLC_SSR              .DEFINE  0800H
CAN2_BUF_26_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_26_DATAL, 0400083A8H, D
; Bit Declarations for CAN2_BUF_26_DATAL
CAN2_BUF_26_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_26_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_26_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_26_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_26_DATAH, 0400083ACH, D
; Bit Declarations for CAN2_BUF_26_DATAH
CAN2_BUF_26_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_26_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_26_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_26_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_27_ID, 0400083B0H, D
; Bit Declarations for CAN2_BUF_27_ID
CAN2_BUF_27_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_27_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_27_DLC, 0400083B4H, D
; Bit Declarations for CAN2_BUF_27_DLC
CAN2_BUF_27_DLC_DLC              .DEFINE  0FH
CAN2_BUF_27_DLC_RTR              .DEFINE  0100H
CAN2_BUF_27_DLC_R1               .DEFINE  0200H
CAN2_BUF_27_DLC_R0               .DEFINE  0400H
CAN2_BUF_27_DLC_SSR              .DEFINE  0800H
CAN2_BUF_27_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_27_DATAL, 0400083B8H, D
; Bit Declarations for CAN2_BUF_27_DATAL
CAN2_BUF_27_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_27_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_27_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_27_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_27_DATAH, 0400083BCH, D
; Bit Declarations for CAN2_BUF_27_DATAH
CAN2_BUF_27_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_27_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_27_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_27_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_28_ID, 0400083C0H, D
; Bit Declarations for CAN2_BUF_28_ID
CAN2_BUF_28_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_28_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_28_DLC, 0400083C4H, D
; Bit Declarations for CAN2_BUF_28_DLC
CAN2_BUF_28_DLC_DLC              .DEFINE  0FH
CAN2_BUF_28_DLC_RTR              .DEFINE  0100H
CAN2_BUF_28_DLC_R1               .DEFINE  0200H
CAN2_BUF_28_DLC_R0               .DEFINE  0400H
CAN2_BUF_28_DLC_SSR              .DEFINE  0800H
CAN2_BUF_28_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_28_DATAL, 0400083C8H, D
; Bit Declarations for CAN2_BUF_28_DATAL
CAN2_BUF_28_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_28_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_28_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_28_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_28_DATAH, 0400083CCH, D
; Bit Declarations for CAN2_BUF_28_DATAH
CAN2_BUF_28_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_28_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_28_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_28_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_29_ID, 0400083D0H, D
; Bit Declarations for CAN2_BUF_29_ID
CAN2_BUF_29_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_29_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_29_DLC, 0400083D4H, D
; Bit Declarations for CAN2_BUF_29_DLC
CAN2_BUF_29_DLC_DLC              .DEFINE  0FH
CAN2_BUF_29_DLC_RTR              .DEFINE  0100H
CAN2_BUF_29_DLC_R1               .DEFINE  0200H
CAN2_BUF_29_DLC_R0               .DEFINE  0400H
CAN2_BUF_29_DLC_SSR              .DEFINE  0800H
CAN2_BUF_29_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_29_DATAL, 0400083D8H, D
; Bit Declarations for CAN2_BUF_29_DATAL
CAN2_BUF_29_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_29_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_29_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_29_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_29_DATAH, 0400083DCH, D
; Bit Declarations for CAN2_BUF_29_DATAH
CAN2_BUF_29_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_29_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_29_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_29_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_30_ID, 0400083E0H, D
; Bit Declarations for CAN2_BUF_30_ID
CAN2_BUF_30_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_30_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_30_DLC, 0400083E4H, D
; Bit Declarations for CAN2_BUF_30_DLC
CAN2_BUF_30_DLC_DLC              .DEFINE  0FH
CAN2_BUF_30_DLC_RTR              .DEFINE  0100H
CAN2_BUF_30_DLC_R1               .DEFINE  0200H
CAN2_BUF_30_DLC_R0               .DEFINE  0400H
CAN2_BUF_30_DLC_SSR              .DEFINE  0800H
CAN2_BUF_30_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_30_DATAL, 0400083E8H, D
; Bit Declarations for CAN2_BUF_30_DATAL
CAN2_BUF_30_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_30_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_30_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_30_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_30_DATAH, 0400083ECH, D
; Bit Declarations for CAN2_BUF_30_DATAH
CAN2_BUF_30_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_30_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_30_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_30_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_31_ID, 0400083F0H, D
; Bit Declarations for CAN2_BUF_31_ID
CAN2_BUF_31_ID_EID               .DEFINE  03FFFFH
CAN2_BUF_31_ID_SID               .DEFINE  01FFC0000H

_DEFINE_SFR CAN2_BUF_31_DLC, 0400083F4H, D
; Bit Declarations for CAN2_BUF_31_DLC
CAN2_BUF_31_DLC_DLC              .DEFINE  0FH
CAN2_BUF_31_DLC_RTR              .DEFINE  0100H
CAN2_BUF_31_DLC_R1               .DEFINE  0200H
CAN2_BUF_31_DLC_R0               .DEFINE  0400H
CAN2_BUF_31_DLC_SSR              .DEFINE  0800H
CAN2_BUF_31_DLC_IDE              .DEFINE  01000H

_DEFINE_SFR CAN2_BUF_31_DATAL, 0400083F8H, D
; Bit Declarations for CAN2_BUF_31_DATAL
CAN2_BUF_31_DATAL_DB0            .DEFINE  0FFH
CAN2_BUF_31_DATAL_DB1            .DEFINE  0FF00H
CAN2_BUF_31_DATAL_DB2            .DEFINE  0FF0000H
CAN2_BUF_31_DATAL_DB3            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_31_DATAH, 0400083FCH, D
; Bit Declarations for CAN2_BUF_31_DATAH
CAN2_BUF_31_DATAH_DB4            .DEFINE  0FFH
CAN2_BUF_31_DATAH_DB5            .DEFINE  0FF00H
CAN2_BUF_31_DATAH_DB6            .DEFINE  0FF0000H
CAN2_BUF_31_DATAH_DB7            .DEFINE  0FF000000H

_DEFINE_SFR CAN2_BUF_00_MASK, 040008500H, D
_DEFINE_SFR CAN2_BUF_00_FILTER, 040008504H, D
_DEFINE_SFR CAN2_BUF_01_MASK, 040008508H, D
_DEFINE_SFR CAN2_BUF_01_FILTER, 04000850CH, D
_DEFINE_SFR CAN2_BUF_02_MASK, 040008510H, D
_DEFINE_SFR CAN2_BUF_02_FILTER, 040008514H, D
_DEFINE_SFR CAN2_BUF_03_MASK, 040008518H, D
_DEFINE_SFR CAN2_BUF_03_FILTER, 04000851CH, D
_DEFINE_SFR CAN2_BUF_04_MASK, 040008520H, D
_DEFINE_SFR CAN2_BUF_04_FILTER, 040008524H, D
_DEFINE_SFR CAN2_BUF_05_MASK, 040008528H, D
_DEFINE_SFR CAN2_BUF_05_FILTER, 04000852CH, D
_DEFINE_SFR CAN2_BUF_06_MASK, 040008530H, D
_DEFINE_SFR CAN2_BUF_06_FILTER, 040008534H, D
_DEFINE_SFR CAN2_BUF_07_MASK, 040008538H, D
_DEFINE_SFR CAN2_BUF_07_FILTER, 04000853CH, D
_DEFINE_SFR CAN2_BUF_08_MASK, 040008540H, D
_DEFINE_SFR CAN2_BUF_08_FILTER, 040008544H, D
_DEFINE_SFR CAN2_BUF_09_MASK, 040008548H, D
_DEFINE_SFR CAN2_BUF_09_FILTER, 04000854CH, D
_DEFINE_SFR CAN2_BUF_10_MASK, 040008550H, D
_DEFINE_SFR CAN2_BUF_10_FILTER, 040008554H, D
_DEFINE_SFR CAN2_BUF_11_MASK, 040008558H, D
_DEFINE_SFR CAN2_BUF_11_FILTER, 04000855CH, D
_DEFINE_SFR CAN2_BUF_12_MASK, 040008560H, D
_DEFINE_SFR CAN2_BUF_12_FILTER, 040008564H, D
_DEFINE_SFR CAN2_BUF_13_MASK, 040008568H, D
_DEFINE_SFR CAN2_BUF_13_FILTER, 04000856CH, D
_DEFINE_SFR CAN2_BUF_14_MASK, 040008570H, D
_DEFINE_SFR CAN2_BUF_14_FILTER, 040008574H, D
_DEFINE_SFR CAN2_BUF_15_MASK, 040008578H, D
_DEFINE_SFR CAN2_BUF_15_FILTER, 04000857CH, D
_DEFINE_SFR CAN2_BUF_16_MASK, 040008580H, D
_DEFINE_SFR CAN2_BUF_16_FILTER, 040008584H, D
_DEFINE_SFR CAN2_BUF_17_MASK, 040008588H, D
_DEFINE_SFR CAN2_BUF_17_FILTER, 04000858CH, D
_DEFINE_SFR CAN2_BUF_18_MASK, 040008590H, D
_DEFINE_SFR CAN2_BUF_18_FILTER, 040008594H, D
_DEFINE_SFR CAN2_BUF_19_MASK, 040008598H, D
_DEFINE_SFR CAN2_BUF_19_FILTER, 04000859CH, D
_DEFINE_SFR CAN2_BUF_20_MASK, 0400085A0H, D
_DEFINE_SFR CAN2_BUF_20_FILTER, 0400085A4H, D
_DEFINE_SFR CAN2_BUF_21_MASK, 0400085A8H, D
_DEFINE_SFR CAN2_BUF_21_FILTER, 0400085ACH, D
_DEFINE_SFR CAN2_BUF_22_MASK, 0400085B0H, D
_DEFINE_SFR CAN2_BUF_22_FILTER, 0400085B4H, D
_DEFINE_SFR CAN2_BUF_23_MASK, 0400085B8H, D
_DEFINE_SFR CAN2_BUF_23_FILTER, 0400085BCH, D
_DEFINE_SFR CAN2_BUF_24_MASK, 0400085C0H, D
_DEFINE_SFR CAN2_BUF_24_FILTER, 0400085C4H, D
_DEFINE_SFR CAN2_BUF_25_MASK, 0400085C8H, D
_DEFINE_SFR CAN2_BUF_25_FILTER, 0400085CCH, D
_DEFINE_SFR CAN2_BUF_26_MASK, 0400085D0H, D
_DEFINE_SFR CAN2_BUF_26_FILTER, 0400085D4H, D
_DEFINE_SFR CAN2_BUF_27_MASK, 0400085D8H, D
_DEFINE_SFR CAN2_BUF_27_FILTER, 0400085DCH, D
_DEFINE_SFR CAN2_BUF_28_MASK, 0400085E0H, D
_DEFINE_SFR CAN2_BUF_28_FILTER, 0400085E4H, D
_DEFINE_SFR CAN2_BUF_29_MASK, 0400085E8H, D
_DEFINE_SFR CAN2_BUF_29_FILTER, 0400085ECH, D
_DEFINE_SFR CAN2_BUF_30_MASK, 0400085F0H, D
_DEFINE_SFR CAN2_BUF_30_FILTER, 0400085F4H, D
_DEFINE_SFR CAN2_BUF_31_MASK, 0400085F8H, D
_DEFINE_SFR CAN2_BUF_31_FILTER, 0400085FCH, D
_DEFINE_SFR USB_HTXC, 040010000H, D
; Bit Declarations for USB_HTXC
USB_HTXC_TREQ                    .DEFINE  01H
USB_HTXC_SOFS                    .DEFINE  02H
USB_HTXC_PREEN                   .DEFINE  04H
USB_HTXC_ISOEN                   .DEFINE  08H

_DEFINE_SFR USB_HTXT, 040010004H, D
; Bit Declarations for USB_HTXT
USB_HTXT_TTYPE                   .DEFINE  03H

_DEFINE_SFR USB_HTXLC, 040010008H, D
; Bit Declarations for USB_HTXLC
USB_HTXLC_TXLC                   .DEFINE  03H
USB_HTXLC_DC                     .DEFINE  04H
USB_HTXLC_FSPL                   .DEFINE  08H
USB_HTXLC_FSLR                   .DEFINE  010H

_DEFINE_SFR USB_HTXSE, 04001000CH, D
; Bit Declarations for USB_HTXSE
USB_HTXSE_SOFEN                  .DEFINE  01H

_DEFINE_SFR USB_HTXA, 040010010H, D
; Bit Declarations for USB_HTXA
USB_HTXA_DEVADDR                 .DEFINE  07FH

_DEFINE_SFR USB_HTXE, 040010014H, D
; Bit Declarations for USB_HTXE
USB_HTXE_EPADDR                  .DEFINE  0FH

_DEFINE_SFR USB_HFN_L, 040010018H, D
; Bit Declarations for USB_HFN_L
USB_HFN_L_FNUM                   .DEFINE  0FFH

_DEFINE_SFR USB_HFN_H, 04001001CH, D
; Bit Declarations for USB_HFN_H
USB_HFN_H_FNUM                   .DEFINE  07H

_DEFINE_SFR USB_HIS, 040010020H, D
; Bit Declarations for USB_HIS
USB_HIS_TDONE                    .DEFINE  01H
USB_HIS_RESUME                   .DEFINE  02H
USB_HIS_CONEV                    .DEFINE  04H
USB_HIS_SOFS                     .DEFINE  08H

_DEFINE_SFR USB_HIM, 040010024H, D
; Bit Declarations for USB_HIM
USB_HIM_TDONEIE                  .DEFINE  01H
USB_HIM_RESUMEIE                 .DEFINE  02H
USB_HIM_CONEVIE                  .DEFINE  04H
USB_HIM_SOFIE                    .DEFINE  08H

_DEFINE_SFR USB_HRXS, 040010028H, D
; Bit Declarations for USB_HRXS
USB_HRXS_CRCERR                  .DEFINE  01H
USB_HRXS_BSERR                   .DEFINE  02H
USB_HRXS_RXOF                    .DEFINE  04H
USB_HRXS_RXTO                    .DEFINE  08H
USB_HRXS_NAKRXED                 .DEFINE  010H
USB_HRXS_STALLRXED               .DEFINE  020H
USB_HRXS_ACKRXED                 .DEFINE  040H
USB_HRXS_DATASEQ                 .DEFINE  080H

_DEFINE_SFR USB_HRXP, 04001002CH, D
; Bit Declarations for USB_HRXP
USB_HRXP_RPID                    .DEFINE  0FH

_DEFINE_SFR USB_HRXA, 040010030H, D
; Bit Declarations for USB_HRXA
USB_HRXA_RADDR                   .DEFINE  07FH

_DEFINE_SFR USB_HRXE, 040010034H, D
; Bit Declarations for USB_HRXE
USB_HRXE_RENDP                   .DEFINE  0FH

_DEFINE_SFR USB_HRXCS, 040010038H, D
; Bit Declarations for USB_HRXCS
USB_HRXCS_RXLS                   .DEFINE  03H

_DEFINE_SFR USB_HSTM, 04001003CH, D
; Bit Declarations for USB_HSTM
USB_HSTM_HSTM                    .DEFINE  0FFH

_DEFINE_SFR USB_HRXFD, 040010080H, D
; Bit Declarations for USB_HRXFD
USB_HRXFD_RXFIFODATA             .DEFINE  0FFH

_DEFINE_SFR USB_HRXFDC_L, 040010088H, D
; Bit Declarations for USB_HRXFDC_L
USB_HRXFDC_L_FIFODATACOUNT       .DEFINE  0FFH

_DEFINE_SFR USB_HRXFDC_H, 04001008CH, D
; Bit Declarations for USB_HRXFDC_H
USB_HRXFDC_H_FIFODATACOUNT       .DEFINE  0FFH

_DEFINE_SFR USB_HRXFC, 040010090H, D
; Bit Declarations for USB_HRXFC
USB_HRXFC_FIFOFORCEEMPTY         .DEFINE  01H

_DEFINE_SFR USB_HTXFD, 0400100C0H, D
; Bit Declarations for USB_HTXFD
USB_HTXFD_TXFIFODATA             .DEFINE  0FFH

_DEFINE_SFR USB_HTXFC, 0400100D0H, D
; Bit Declarations for USB_HTXFC
USB_HTXFC_FIFOFORCEEMPTY         .DEFINE  01H

_DEFINE_SFR USB_SEP0_CTRL, 040010100H, D
; Bit Declarations for USB_SEP0_CTRL
USB_SEP0_CTRL_EPEN               .DEFINE  01H
USB_SEP0_CTRL_EPRDY              .DEFINE  02H
USB_SEP0_CTRL_EPDATASEQ          .DEFINE  04H
USB_SEP0_CTRL_EPSSTALL           .DEFINE  08H
USB_SEP0_CTRL_EPISOEN            .DEFINE  010H

_DEFINE_SFR USB_SEP0_STS, 040010104H, D
; Bit Declarations for USB_SEP0_STS
USB_SEP0_STS_SCCRCERR            .DEFINE  01H
USB_SEP0_STS_SCBSERR             .DEFINE  02H
USB_SEP0_STS_SCRXOF              .DEFINE  04H
USB_SEP0_STS_SCRXTO              .DEFINE  08H
USB_SEP0_STS_SCNAKSENT           .DEFINE  010H
USB_SEP0_STS_SCSTALLSENT         .DEFINE  020H
USB_SEP0_STS_SCACKRXED           .DEFINE  040H
USB_SEP0_STS_SCDATASEQ           .DEFINE  080H

_DEFINE_SFR USB_SEP0_TS, 040010108H, D
; Bit Declarations for USB_SEP0_TS
USB_SEP0_TS_SCTTYPE              .DEFINE  03H

_DEFINE_SFR USB_SEP0_NTS, 04001010CH, D
; Bit Declarations for USB_SEP0_NTS
USB_SEP0_NTS_NTTYPE              .DEFINE  03H

_DEFINE_SFR USB_SEP1_CTRL, 040010110H, D
; Bit Declarations for USB_SEP1_CTRL
USB_SEP1_CTRL_EPEN               .DEFINE  01H
USB_SEP1_CTRL_EPRDY              .DEFINE  02H
USB_SEP1_CTRL_EPDATASEQ          .DEFINE  04H
USB_SEP1_CTRL_EPSSTALL           .DEFINE  08H
USB_SEP1_CTRL_EPISOEN            .DEFINE  010H

_DEFINE_SFR USB_SEP1_STS, 040010114H, D
; Bit Declarations for USB_SEP1_STS
USB_SEP1_STS_SCCRCERR            .DEFINE  01H
USB_SEP1_STS_SCBSERR             .DEFINE  02H
USB_SEP1_STS_SCRXOF              .DEFINE  04H
USB_SEP1_STS_SCRXTO              .DEFINE  08H
USB_SEP1_STS_SCNAKSENT           .DEFINE  010H
USB_SEP1_STS_SCSTALLSENT         .DEFINE  020H
USB_SEP1_STS_SCACKRXED           .DEFINE  040H
USB_SEP1_STS_SCDATASEQ           .DEFINE  080H

_DEFINE_SFR USB_SEP1_TS, 040010118H, D
; Bit Declarations for USB_SEP1_TS
USB_SEP1_TS_SCTTYPE              .DEFINE  03H

_DEFINE_SFR USB_SEP1_NTS, 04001011CH, D
; Bit Declarations for USB_SEP1_NTS
USB_SEP1_NTS_NTTYPE              .DEFINE  03H

_DEFINE_SFR USB_SEP2_CTRL, 040010120H, D
; Bit Declarations for USB_SEP2_CTRL
USB_SEP2_CTRL_EPEN               .DEFINE  01H
USB_SEP2_CTRL_EPRDY              .DEFINE  02H
USB_SEP2_CTRL_EPDATASEQ          .DEFINE  04H
USB_SEP2_CTRL_EPSSTALL           .DEFINE  08H
USB_SEP2_CTRL_EPISOEN            .DEFINE  010H

_DEFINE_SFR USB_SEP2_STS, 040010124H, D
; Bit Declarations for USB_SEP2_STS
USB_SEP2_STS_SCCRCERR            .DEFINE  01H
USB_SEP2_STS_SCBSERR             .DEFINE  02H
USB_SEP2_STS_SCRXOF              .DEFINE  04H
USB_SEP2_STS_SCRXTO              .DEFINE  08H
USB_SEP2_STS_SCNAKSENT           .DEFINE  010H
USB_SEP2_STS_SCSTALLSENT         .DEFINE  020H
USB_SEP2_STS_SCACKRXED           .DEFINE  040H
USB_SEP2_STS_SCDATASEQ           .DEFINE  080H

_DEFINE_SFR USB_SEP2_TS, 040010128H, D
; Bit Declarations for USB_SEP2_TS
USB_SEP2_TS_SCTTYPE              .DEFINE  03H

_DEFINE_SFR USB_SEP2_NTS, 04001012CH, D
; Bit Declarations for USB_SEP2_NTS
USB_SEP2_NTS_NTTYPE              .DEFINE  03H

_DEFINE_SFR USB_SEP3_CTRL, 040010130H, D
; Bit Declarations for USB_SEP3_CTRL
USB_SEP3_CTRL_EPEN               .DEFINE  01H
USB_SEP3_CTRL_EPRDY              .DEFINE  02H
USB_SEP3_CTRL_EPDATASEQ          .DEFINE  04H
USB_SEP3_CTRL_EPSSTALL           .DEFINE  08H
USB_SEP3_CTRL_EPISOEN            .DEFINE  010H

_DEFINE_SFR USB_SEP3_STS, 040010134H, D
; Bit Declarations for USB_SEP3_STS
USB_SEP3_STS_SCCRCERR            .DEFINE  01H
USB_SEP3_STS_SCBSERR             .DEFINE  02H
USB_SEP3_STS_SCRXOF              .DEFINE  04H
USB_SEP3_STS_SCRXTO              .DEFINE  08H
USB_SEP3_STS_SCNAKSENT           .DEFINE  010H
USB_SEP3_STS_SCSTALLSENT         .DEFINE  020H
USB_SEP3_STS_SCACKRXED           .DEFINE  040H
USB_SEP3_STS_SCDATASEQ           .DEFINE  080H

_DEFINE_SFR USB_SEP3_TS, 040010138H, D
; Bit Declarations for USB_SEP3_TS
USB_SEP3_TS_SCTTYPE              .DEFINE  03H

_DEFINE_SFR USB_SEP3_NTS, 04001013CH, D
; Bit Declarations for USB_SEP3_NTS
USB_SEP3_NTS_NTTYPE              .DEFINE  03H

_DEFINE_SFR USB_SC, 040010140H, D
; Bit Declarations for USB_SC
USB_SC_SCGEN                     .DEFINE  01H
USB_SC_SCTXLS                    .DEFINE  06H
USB_SC_SCDC                      .DEFINE  08H
USB_SC_SCFSP                     .DEFINE  010H
USB_SC_SCFSR                     .DEFINE  020H

_DEFINE_SFR USB_SLS, 040010144H, D
; Bit Declarations for USB_SLS
USB_SLS_SCRXLS                   .DEFINE  03H

_DEFINE_SFR USB_SIS, 040010148H, D
; Bit Declarations for USB_SIS
USB_SIS_SCTDONE                  .DEFINE  01H
USB_SIS_SCRESUME                 .DEFINE  02H
USB_SIS_SCRESETEV                .DEFINE  04H
USB_SIS_SCSOFREC                 .DEFINE  08H
USB_SIS_SCNAKSENT                .DEFINE  010H

_DEFINE_SFR USB_SIM, 04001014CH, D
; Bit Declarations for USB_SIM
USB_SIM_SCTDONEIE                .DEFINE  01H
USB_SIM_SCRESUMEIE               .DEFINE  02H
USB_SIM_SCRESETEVIE              .DEFINE  04H
USB_SIM_SCSOFRECIE               .DEFINE  08H
USB_SIM_SCNAKSENTIE              .DEFINE  010H

_DEFINE_SFR USB_SA, 040010150H, D
; Bit Declarations for USB_SA
USB_SA_SCDEVADDR                 .DEFINE  07FH

_DEFINE_SFR USB_SFN_L, 040010154H, D
; Bit Declarations for USB_SFN_L
USB_SFN_L_FRAMENUM               .DEFINE  0FFH

_DEFINE_SFR USB_SFN_H, 040010158H, D
; Bit Declarations for USB_SFN_H
USB_SFN_H_FRAMENUM               .DEFINE  07H

_DEFINE_SFR USB_SEP0_RXFD, 040010180H, D
; Bit Declarations for USB_SEP0_RXFD
USB_SEP0_RXFD_RXFIFODATA         .DEFINE  0FFH

_DEFINE_SFR USB_SEP0_RXFDC_L, 040010188H, D
; Bit Declarations for USB_SEP0_RXFDC_L
USB_SEP0_RXFDC_L_FIFODATACOUNT   .DEFINE  0FFH

_DEFINE_SFR USB_SEP0_RXFDC_H, 04001018CH, D
; Bit Declarations for USB_SEP0_RXFDC_H
USB_SEP0_RXFDC_H_FIFODATACOUNT   .DEFINE  0FFH

_DEFINE_SFR USB_SEP0_RXFC, 040010190H, D
; Bit Declarations for USB_SEP0_RXFC
USB_SEP0_RXFC_FIFOFORCEEMPTY     .DEFINE  01H

_DEFINE_SFR USB_SEP0_TXFD, 0400101C0H, D
; Bit Declarations for USB_SEP0_TXFD
USB_SEP0_TXFD_TXFIFODATA         .DEFINE  0FFH

_DEFINE_SFR USB_SEP0_TXFDC, 0400101D0H, D
; Bit Declarations for USB_SEP0_TXFDC
USB_SEP0_TXFDC_FIFOFORCEEMPTY    .DEFINE  01H

_DEFINE_SFR USB_SEP1_RXFD, 040010200H, D
; Bit Declarations for USB_SEP1_RXFD
USB_SEP1_RXFD_RXFIFODATA         .DEFINE  0FFH

_DEFINE_SFR USB_SEP1_RXFDC_L, 040010208H, D
; Bit Declarations for USB_SEP1_RXFDC_L
USB_SEP1_RXFDC_L_FIFODATACOUNT   .DEFINE  0FFH

_DEFINE_SFR USB_SEP1_RXFDC_H, 04001020CH, D
; Bit Declarations for USB_SEP1_RXFDC_H
USB_SEP1_RXFDC_H_FIFODATACOUNT   .DEFINE  0FFH

_DEFINE_SFR USB_SEP1_RXFC, 040010210H, D
; Bit Declarations for USB_SEP1_RXFC
USB_SEP1_RXFC_FIFOFORCEEMPTY     .DEFINE  01H

_DEFINE_SFR USB_SEP1_TXFD, 040010240H, D
; Bit Declarations for USB_SEP1_TXFD
USB_SEP1_TXFD_TXFIFODATA         .DEFINE  0FFH

_DEFINE_SFR USB_SEP1_TXFDC, 040010250H, D
; Bit Declarations for USB_SEP1_TXFDC
USB_SEP1_TXFDC_FIFOFORCEEMPTY    .DEFINE  01H

_DEFINE_SFR USB_SEP2_RXFD, 040010280H, D
; Bit Declarations for USB_SEP2_RXFD
USB_SEP2_RXFD_RXFIFODATA         .DEFINE  0FFH

_DEFINE_SFR USB_SEP2_RXFDC_L, 040010288H, D
; Bit Declarations for USB_SEP2_RXFDC_L
USB_SEP2_RXFDC_L_FIFODATACOUNT   .DEFINE  0FFH

_DEFINE_SFR USB_SEP2_RXFDC_H, 04001028CH, D
; Bit Declarations for USB_SEP2_RXFDC_H
USB_SEP2_RXFDC_H_FIFODATACOUNT   .DEFINE  0FFH

_DEFINE_SFR USB_SEP2_RXFC, 040010290H, D
; Bit Declarations for USB_SEP2_RXFC
USB_SEP2_RXFC_FIFOFORCEEMPTY     .DEFINE  01H

_DEFINE_SFR USB_SEP2_TXFD, 0400102C0H, D
; Bit Declarations for USB_SEP2_TXFD
USB_SEP2_TXFD_TXFIFODATA         .DEFINE  0FFH

_DEFINE_SFR USB_SEP2_TXFDC, 0400102D0H, D
; Bit Declarations for USB_SEP2_TXFDC
USB_SEP2_TXFDC_FIFOFORCEEMPTY    .DEFINE  01H

_DEFINE_SFR USB_SEP3_RXFD, 040010300H, D
; Bit Declarations for USB_SEP3_RXFD
USB_SEP3_RXFD_RXFIFODATA         .DEFINE  0FFH

_DEFINE_SFR USB_SEP3_RXFDC_L, 040010308H, D
; Bit Declarations for USB_SEP3_RXFDC_L
USB_SEP3_RXFDC_L_FIFODATACOUNT   .DEFINE  0FFH

_DEFINE_SFR USB_SEP3_RXFDC_H, 04001030CH, D
; Bit Declarations for USB_SEP3_RXFDC_H
USB_SEP3_RXFDC_H_FIFODATACOUNT   .DEFINE  0FFH

_DEFINE_SFR USB_SEP3_RXFC, 040010310H, D
; Bit Declarations for USB_SEP3_RXFC
USB_SEP3_RXFC_FIFOFORCEEMPTY     .DEFINE  01H

_DEFINE_SFR USB_SEP3_TXFD, 040010340H, D
; Bit Declarations for USB_SEP3_TXFD
USB_SEP3_TXFD_TXFIFODATA         .DEFINE  0FFH

_DEFINE_SFR USB_SEP3_TXFDC, 040010350H, D
; Bit Declarations for USB_SEP3_TXFDC
USB_SEP3_TXFDC_FIFOFORCEEMPTY    .DEFINE  01H

_DEFINE_SFR USB_HSCR, 040010380H, D
; Bit Declarations for USB_HSCR
USB_HSCR_HOST_MODE               .DEFINE  01H
USB_HSCR_RESET_CORE              .DEFINE  02H
USB_HSCR_EN_TX                   .DEFINE  04H
USB_HSCR_EN_RX                   .DEFINE  08H
USB_HSCR_DP_PULLUP               .DEFINE  010H
USB_HSCR_DP_PULLDOWN             .DEFINE  020H
USB_HSCR_DM_PULLUP               .DEFINE  040H
USB_HSCR_DM_PULLDOWN             .DEFINE  080H

_DEFINE_SFR USB_HSVR, 040010384H, D
; Bit Declarations for USB_HSVR
USB_HSVR_VERSION                 .DEFINE  0FH
USB_HSVR_REVISION                .DEFINE  0F0H

_DEFINE_SFR EEPROM_CMD, 040018000H, D
; Bit Declarations for EEPROM_CMD
EEPROM_CMD_CON                   .DEFINE  01H
EEPROM_CMD_WR                    .DEFINE  02H
EEPROM_CMD_RD                    .DEFINE  04H
EEPROM_CMD_Delay                 .DEFINE  038H
EEPROM_CMD_XE                    .DEFINE  040H
EEPROM_CMD_YE                    .DEFINE  080H
EEPROM_CMD_SE                    .DEFINE  0100H
EEPROM_CMD_IFREN                 .DEFINE  0200H
EEPROM_CMD_ERASE                 .DEFINE  0400H
EEPROM_CMD_MAS1                  .DEFINE  0800H
EEPROM_CMD_PROG                  .DEFINE  01000H
EEPROM_CMD_NVSTR                 .DEFINE  02000H

_DEFINE_SFR EEPROM_ADR, 040018004H, D
_DEFINE_SFR EEPROM_DI, 040018008H, D
_DEFINE_SFR EEPROM_DO, 04001800CH, D
_DEFINE_SFR EEPROM_KEY, 040018010H, D
_DEFINE_SFR CLOCK_STATUS, 040020000H, D
; Bit Declarations for CLOCK_STATUS
CLOCK_STATUS_PLL_USB_RDY         .DEFINE  01H
CLOCK_STATUS_PLL_CPU_RDY         .DEFINE  02H
CLOCK_STATUS_HSE_RDY             .DEFINE  04H

_DEFINE_SFR PLL_CONTROL, 040020004H, D
; Bit Declarations for PLL_CONTROL
PLL_CONTROL_PLL_USB_ON           .DEFINE  01H
PLL_CONTROL_PLL_USB_RLD          .DEFINE  02H
PLL_CONTROL_PLL_CPU_ON           .DEFINE  04H
PLL_CONTROL_PLL_CPU_PLD          .DEFINE  08H
PLL_CONTROL_PLL_USB_MUL          .DEFINE  0F0H
PLL_CONTROL_PLL_CPU_MUL          .DEFINE  0F00H

_DEFINE_SFR HS_CONTROL, 040020008H, D
; Bit Declarations for HS_CONTROL
HS_CONTROL_HSE_ON                .DEFINE  01H
HS_CONTROL_HSE_BYP               .DEFINE  02H

_DEFINE_SFR CPU_CLOCK, 04002000CH, D
; Bit Declarations for CPU_CLOCK
CPU_CLOCK_CPU_C1_SEL             .DEFINE  03H
CPU_CLOCK_CPU_C2_SEL             .DEFINE  04H
CPU_CLOCK_CPU_C3_SEL             .DEFINE  0F0H
CPU_CLOCK_HCLK_SEL               .DEFINE  0300H

_DEFINE_SFR USB_CLOCK, 040020010H, D
; Bit Declarations for USB_CLOCK
USB_CLOCK_USB_C1_SEL             .DEFINE  03H
USB_CLOCK_USB_C2_SEL             .DEFINE  04H
USB_CLOCK_CPU_C3_SEL             .DEFINE  0F0H
USB_CLOCK_USB_CL_KEN             .DEFINE  0100H

_DEFINE_SFR ADC_MCO_CLOCK, 040020014H, D
; Bit Declarations for ADC_MCO_CLOCK
ADC_MCO_CLOCK_ADC_C1_SEL         .DEFINE  03H
ADC_MCO_CLOCK_ADC_C2_SEL         .DEFINE  030H
ADC_MCO_CLOCK_ADC_C3_SEL         .DEFINE  0F00H
ADC_MCO_CLOCK_MCO_EN             .DEFINE  01000H
ADC_MCO_CLOCK_ADC_CLK_EN         .DEFINE  02000H

_DEFINE_SFR RTC_CLOCK, 040020018H, D
; Bit Declarations for RTC_CLOCK
RTC_CLOCK_HSE_SEL                .DEFINE  0FH
RTC_CLOCK_HSI_SEL                .DEFINE  0F0H
RTC_CLOCK_HSE_RTC_EN             .DEFINE  0100H
RTC_CLOCK_HSI_RTC_EN             .DEFINE  0200H

_DEFINE_SFR PER_CLOCK, 04002001CH, D
; Bit Declarations for PER_CLOCK
PER_CLOCK_CAN1                   .DEFINE  01H
PER_CLOCK_CAN2                   .DEFINE  02H
PER_CLOCK_USB                    .DEFINE  04H
PER_CLOCK_EEPROM                 .DEFINE  08H
PER_CLOCK_RST_CLK                .DEFINE  010H
PER_CLOCK_DMA                    .DEFINE  020H
PER_CLOCK_UART1                  .DEFINE  040H
PER_CLOCK_UART2                  .DEFINE  080H
PER_CLOCK_SSP1                   .DEFINE  0100H
PER_CLOCK_MIL_STD_1553B1         .DEFINE  0200H
PER_CLOCK_MIL_STD_1553B2         .DEFINE  0400H
PER_CLOCK_POWER                  .DEFINE  0800H
PER_CLOCK_WWDT                   .DEFINE  01000H
PER_CLOCK_IWDT                   .DEFINE  02000H
PER_CLOCK_TIMER1                 .DEFINE  04000H
PER_CLOCK_TIMER2                 .DEFINE  08000H
PER_CLOCK_TIMER3                 .DEFINE  010000H
PER_CLOCK_ADC                    .DEFINE  020000H
PER_CLOCK_DAC                    .DEFINE  040000H
PER_CLOCK_TIMER4                 .DEFINE  080000H
PER_CLOCK_SSP2                   .DEFINE  0100000H
PER_CLOCK_PORTA                  .DEFINE  0200000H
PER_CLOCK_PORTB                  .DEFINE  0400000H
PER_CLOCK_PORTC                  .DEFINE  0800000H
PER_CLOCK_PORTD                  .DEFINE  01000000H
PER_CLOCK_PORTE                  .DEFINE  02000000H
PER_CLOCK_ARINC429R              .DEFINE  04000000H
PER_CLOCK_BKP                    .DEFINE  08000000H
PER_CLOCK_ARINC429T              .DEFINE  010000000H
PER_CLOCK_PORTF                  .DEFINE  020000000H
PER_CLOCK_EBC                    .DEFINE  040000000H
PER_CLOCK_SSP3                   .DEFINE  080000000H

_DEFINE_SFR CAN_CLOCK, 040020020H, D
; Bit Declarations for CAN_CLOCK
CAN_CLOCK_CAN1_BRG               .DEFINE  0FFH
CAN_CLOCK_CAN2_BRG               .DEFINE  0FF00H
CAN_CLOCK_CAN1_CLK_EN            .DEFINE  01000000H
CAN_CLOCK_CAN2_CLK_EN            .DEFINE  02000000H

_DEFINE_SFR TIM_CLOCK, 040020024H, D
; Bit Declarations for TIM_CLOCK
TIM_CLOCK_TIM1_BRG               .DEFINE  0FFH
TIM_CLOCK_TIM2_BRG               .DEFINE  0FF00H
TIM_CLOCK_TIM3_BRG               .DEFINE  0FF0000H
TIM_CLOCK_TIM1_CLK_EN            .DEFINE  01000000H
TIM_CLOCK_TIM2_CLK_EN            .DEFINE  02000000H
TIM_CLOCK_TIM3_CLK_EN            .DEFINE  04000000H

_DEFINE_SFR UART_CLOCK, 040020028H, D
; Bit Declarations for UART_CLOCK
UART_CLOCK_UART1_BRG             .DEFINE  0FFH
UART_CLOCK_UART2_BRG             .DEFINE  0FF00H
UART_CLOCK_TIM4_BRG              .DEFINE  0FF0000H
UART_CLOCK_UART1_CLK_EN          .DEFINE  01000000H
UART_CLOCK_UART2_CLK_EN          .DEFINE  02000000H
UART_CLOCK_TIM4_CLK_EN           .DEFINE  04000000H

_DEFINE_SFR SSP_CLOCK, 04002002CH, D
; Bit Declarations for SSP_CLOCK
SSP_CLOCK_SSP1_BRG               .DEFINE  0FFH
SSP_CLOCK_SSP2_BRG               .DEFINE  0FF00H
SSP_CLOCK_SSP3_BRG               .DEFINE  0FF0000H
SSP_CLOCK_SSP1_CLK_EN            .DEFINE  01000000H
SSP_CLOCK_SSP2_CLK_EN            .DEFINE  02000000H
SSP_CLOCK_SSP3_CLK_EN            .DEFINE  04000000H

_DEFINE_SFR ETH_CLOCK, 040020034H, D
; Bit Declarations for ETH_CLOCK
ETH_CLOCK_ETH_BRG                .DEFINE  0FFH
ETH_CLOCK_MAN_BRG                .DEFINE  0FF00H
ETH_CLOCK_PHY_BRG                .DEFINE  0FF0000H
ETH_CLOCK_ETH_CLK_EN             .DEFINE  01000000H
ETH_CLOCK_MAN_CLK_EN             .DEFINE  02000000H
ETH_CLOCK_SLEEP                  .DEFINE  04000000H
ETH_CLOCK_PHY_CLK_EN             .DEFINE  08000000H
ETH_CLOCK_PHY_CLK_SEL            .DEFINE  030000000H

_DEFINE_SFR DMA_STATUS, 040028000H, D
; Bit Declarations for DMA_STATUS
DMA_STATUS_MASTER_ENABLE         .DEFINE  01H
DMA_STATUS_STATE                 .DEFINE  0F0H
DMA_STATUS_CHNLS_MINUS1          .DEFINE  01F0000H
DMA_STATUS_TEST_STATUS           .DEFINE  0F0000000H

_DEFINE_SFR DMA_CFG, 040028004H, D
; Bit Declarations for DMA_CFG
DMA_CFG_MASTER_ENABLE            .DEFINE  01H
DMA_CFG_CHNL_PROT_CTRL           .DEFINE  0E0H

_DEFINE_SFR CTRL_BASE_PTR, 040028008H, D
; Bit Declarations for CTRL_BASE_PTR
CTRL_BASE_PTR_CTRL_BASE_PTR      .DEFINE  0FFFFFFE0H

_DEFINE_SFR ALT_CTRL_BASE_PTR, 04002800CH, D
_DEFINE_SFR DMA_WAITONREQ_STATUS, 040028010H, D
_DEFINE_SFR CHNL_SW_REQUEST, 040028014H, D
_DEFINE_SFR CHNL_USEBURST_SET, 040028018H, D
_DEFINE_SFR CHNL_USEBURST_CLR, 04002801CH, D
_DEFINE_SFR CHNL_REQ_MASK_SET, 040028020H, D
_DEFINE_SFR CHNL_REQ_MASK_CLR, 040028024H, D
_DEFINE_SFR CHNL_ENABLE_SET, 040028028H, D
_DEFINE_SFR CHNL_ENABLE_CLR, 04002802CH, D
_DEFINE_SFR CHNL_PRI_ALT_SET, 040028030H, D
_DEFINE_SFR CHNL_PRI_ALT_CLR, 040028034H, D
_DEFINE_SFR CHNL_PRIORITY_SET, 040028038H, D
_DEFINE_SFR CHNL_PRIORITY_CLR, 04002803CH, D
_DEFINE_SFR ERR_CLR, 04002804CH, D
; Bit Declarations for ERR_CLR
ERR_CLR_ERR_CLR                  .DEFINE  01H

_DEFINE_SFR UART1_DR, 040030000H, D
; Bit Declarations for UART1_DR
UART1_DR_DATA                    .DEFINE  0FFH
UART1_DR_FE                      .DEFINE  0100H
UART1_DR_PE                      .DEFINE  0200H
UART1_DR_BE                      .DEFINE  0400H
UART1_DR_OE                      .DEFINE  0800H

_DEFINE_SFR UART1_RSR_ECR, 040030004H, D
; Bit Declarations for UART1_RSR_ECR
UART1_RSR_ECR_FE                 .DEFINE  01H
UART1_RSR_ECR_PE                 .DEFINE  02H
UART1_RSR_ECR_BE                 .DEFINE  04H
UART1_RSR_ECR_OE                 .DEFINE  08H

_DEFINE_SFR UART1_FR, 040030018H, D
; Bit Declarations for UART1_FR
UART1_FR_CTS                     .DEFINE  01H
UART1_FR_DSR                     .DEFINE  02H
UART1_FR_DCD                     .DEFINE  04H
UART1_FR_BUSY                    .DEFINE  08H
UART1_FR_RXFE                    .DEFINE  010H
UART1_FR_TXFF                    .DEFINE  020H
UART1_FR_RXFF                    .DEFINE  040H
UART1_FR_TXFE                    .DEFINE  080H
UART1_FR_RI                      .DEFINE  0100H

_DEFINE_SFR UART1_ILPR, 040030020H, D
; Bit Declarations for UART1_ILPR
UART1_ILPR_ILPDVSR               .DEFINE  0FFH

_DEFINE_SFR UART1_IBRD, 040030024H, D
; Bit Declarations for UART1_IBRD
UART1_IBRD_BAUD_DIVINT           .DEFINE  0FFFFH

_DEFINE_SFR UART1_FBRD, 040030028H, D
; Bit Declarations for UART1_FBRD
UART1_FBRD_BAUD_DIVFRAC          .DEFINE  03FH

_DEFINE_SFR UART1_LCR_H, 04003002CH, D
; Bit Declarations for UART1_LCR_H
UART1_LCR_H_BRK                  .DEFINE  01H
UART1_LCR_H_PEN                  .DEFINE  02H
UART1_LCR_H_EPS                  .DEFINE  04H
UART1_LCR_H_STP2                 .DEFINE  08H
UART1_LCR_H_FEN                  .DEFINE  010H
UART1_LCR_H_WLEN                 .DEFINE  060H
UART1_LCR_H_SPS                  .DEFINE  080H

_DEFINE_SFR UART1_CR, 040030030H, D
; Bit Declarations for UART1_CR
UART1_CR_UARTEN                  .DEFINE  01H
UART1_CR_SIREN                   .DEFINE  02H
UART1_CR_SIRLP                   .DEFINE  04H
UART1_CR_LBE                     .DEFINE  080H
UART1_CR_TXE                     .DEFINE  0100H
UART1_CR_RXE                     .DEFINE  0200H
UART1_CR_DTR                     .DEFINE  0400H
UART1_CR_RTS                     .DEFINE  0800H
UART1_CR_Out1                    .DEFINE  01000H
UART1_CR_Out2                    .DEFINE  02000H
UART1_CR_RTSEn                   .DEFINE  04000H
UART1_CR_CTSEn                   .DEFINE  08000H

_DEFINE_SFR UART1_IFLS, 040030034H, D
; Bit Declarations for UART1_IFLS
UART1_IFLS_TXIFLSEL              .DEFINE  07H
UART1_IFLS_RXIFLSEL              .DEFINE  038H

_DEFINE_SFR UART1_IMSC, 040030038H, D
; Bit Declarations for UART1_IMSC
UART1_IMSC_RIMIM                 .DEFINE  01H
UART1_IMSC_CTSMIM                .DEFINE  02H
UART1_IMSC_DCDMIM                .DEFINE  04H
UART1_IMSC_DSRMIM                .DEFINE  08H
UART1_IMSC_RXIM                  .DEFINE  010H
UART1_IMSC_TXIM                  .DEFINE  020H
UART1_IMSC_RTIM                  .DEFINE  040H
UART1_IMSC_FEIM                  .DEFINE  080H
UART1_IMSC_PEIM                  .DEFINE  0100H
UART1_IMSC_BEIM                  .DEFINE  0200H
UART1_IMSC_OEIM                  .DEFINE  0400H

_DEFINE_SFR UART1_RIS, 04003003CH, D
; Bit Declarations for UART1_RIS
UART1_RIS_RIRMIS                 .DEFINE  01H
UART1_RIS_CTSRMIS                .DEFINE  02H
UART1_RIS_DCDRMIS                .DEFINE  04H
UART1_RIS_DSRRMIS                .DEFINE  08H
UART1_RIS_RXRIS                  .DEFINE  010H
UART1_RIS_TXRIS                  .DEFINE  020H
UART1_RIS_RTRIS                  .DEFINE  040H
UART1_RIS_FERIS                  .DEFINE  080H
UART1_RIS_PERIS                  .DEFINE  0100H
UART1_RIS_BERIS                  .DEFINE  0200H
UART1_RIS_OERIS                  .DEFINE  0400H

_DEFINE_SFR UART1_MIS, 040030040H, D
; Bit Declarations for UART1_MIS
UART1_MIS_RIMMIS                 .DEFINE  01H
UART1_MIS_CTSMMIS                .DEFINE  02H
UART1_MIS_DCDMMIS                .DEFINE  04H
UART1_MIS_DSRMMIS                .DEFINE  08H
UART1_MIS_RXMIS                  .DEFINE  010H
UART1_MIS_TXMIS                  .DEFINE  020H
UART1_MIS_RTMIS                  .DEFINE  040H
UART1_MIS_FEMIS                  .DEFINE  080H
UART1_MIS_PEMIS                  .DEFINE  0100H
UART1_MIS_BEMIS                  .DEFINE  0200H
UART1_MIS_OEMIS                  .DEFINE  0400H

_DEFINE_SFR UART1_ICR, 040030044H, D
; Bit Declarations for UART1_ICR
UART1_ICR_RIMIC                  .DEFINE  01H
UART1_ICR_CTSMIC                 .DEFINE  02H
UART1_ICR_DCDMIC                 .DEFINE  04H
UART1_ICR_DSRMIC                 .DEFINE  08H
UART1_ICR_RXIC                   .DEFINE  010H
UART1_ICR_TXIC                   .DEFINE  020H
UART1_ICR_RTIC                   .DEFINE  040H
UART1_ICR_FEIC                   .DEFINE  080H
UART1_ICR_PEIC                   .DEFINE  0100H
UART1_ICR_BEIC                   .DEFINE  0200H
UART1_ICR_OEIC                   .DEFINE  0400H

_DEFINE_SFR UART1_DMACR, 040030048H, D
; Bit Declarations for UART1_DMACR
UART1_DMACR_RXDMAE               .DEFINE  01H
UART1_DMACR_TXDMAE               .DEFINE  02H
UART1_DMACR_DMAONERR             .DEFINE  04H

_DEFINE_SFR UART2_DR, 040038000H, D
; Bit Declarations for UART2_DR
UART2_DR_DATA                    .DEFINE  0FFH
UART2_DR_FE                      .DEFINE  0100H
UART2_DR_PE                      .DEFINE  0200H
UART2_DR_BE                      .DEFINE  0400H
UART2_DR_OE                      .DEFINE  0800H

_DEFINE_SFR UART2_RSR_ECR, 040038004H, D
; Bit Declarations for UART2_RSR_ECR
UART2_RSR_ECR_FE                 .DEFINE  01H
UART2_RSR_ECR_PE                 .DEFINE  02H
UART2_RSR_ECR_BE                 .DEFINE  04H
UART2_RSR_ECR_OE                 .DEFINE  08H

_DEFINE_SFR UART2_FR, 040038018H, D
; Bit Declarations for UART2_FR
UART2_FR_CTS                     .DEFINE  01H
UART2_FR_DSR                     .DEFINE  02H
UART2_FR_DCD                     .DEFINE  04H
UART2_FR_BUSY                    .DEFINE  08H
UART2_FR_RXFE                    .DEFINE  010H
UART2_FR_TXFF                    .DEFINE  020H
UART2_FR_RXFF                    .DEFINE  040H
UART2_FR_TXFE                    .DEFINE  080H
UART2_FR_RI                      .DEFINE  0100H

_DEFINE_SFR UART2_ILPR, 040038020H, D
; Bit Declarations for UART2_ILPR
UART2_ILPR_ILPDVSR               .DEFINE  0FFH

_DEFINE_SFR UART2_IBRD, 040038024H, D
; Bit Declarations for UART2_IBRD
UART2_IBRD_BAUD_DIVINT           .DEFINE  0FFFFH

_DEFINE_SFR UART2_FBRD, 040038028H, D
; Bit Declarations for UART2_FBRD
UART2_FBRD_BAUD_DIVFRAC          .DEFINE  03FH

_DEFINE_SFR UART2_LCR_H, 04003802CH, D
; Bit Declarations for UART2_LCR_H
UART2_LCR_H_BRK                  .DEFINE  01H
UART2_LCR_H_PEN                  .DEFINE  02H
UART2_LCR_H_EPS                  .DEFINE  04H
UART2_LCR_H_STP2                 .DEFINE  08H
UART2_LCR_H_FEN                  .DEFINE  010H
UART2_LCR_H_WLEN                 .DEFINE  060H
UART2_LCR_H_SPS                  .DEFINE  080H

_DEFINE_SFR UART2_CR, 040038030H, D
; Bit Declarations for UART2_CR
UART2_CR_UARTEN                  .DEFINE  01H
UART2_CR_SIREN                   .DEFINE  02H
UART2_CR_SIRLP                   .DEFINE  04H
UART2_CR_LBE                     .DEFINE  080H
UART2_CR_TXE                     .DEFINE  0100H
UART2_CR_RXE                     .DEFINE  0200H
UART2_CR_DTR                     .DEFINE  0400H
UART2_CR_RTS                     .DEFINE  0800H
UART2_CR_Out1                    .DEFINE  01000H
UART2_CR_Out2                    .DEFINE  02000H
UART2_CR_RTSEn                   .DEFINE  04000H
UART2_CR_CTSEn                   .DEFINE  08000H

_DEFINE_SFR UART2_IFLS, 040038034H, D
; Bit Declarations for UART2_IFLS
UART2_IFLS_TXIFLSEL              .DEFINE  07H
UART2_IFLS_RXIFLSEL              .DEFINE  038H

_DEFINE_SFR UART2_IMSC, 040038038H, D
; Bit Declarations for UART2_IMSC
UART2_IMSC_RIMIM                 .DEFINE  01H
UART2_IMSC_CTSMIM                .DEFINE  02H
UART2_IMSC_DCDMIM                .DEFINE  04H
UART2_IMSC_DSRMIM                .DEFINE  08H
UART2_IMSC_RXIM                  .DEFINE  010H
UART2_IMSC_TXIM                  .DEFINE  020H
UART2_IMSC_RTIM                  .DEFINE  040H
UART2_IMSC_FEIM                  .DEFINE  080H
UART2_IMSC_PEIM                  .DEFINE  0100H
UART2_IMSC_BEIM                  .DEFINE  0200H
UART2_IMSC_OEIM                  .DEFINE  0400H

_DEFINE_SFR UART2_RIS, 04003803CH, D
; Bit Declarations for UART2_RIS
UART2_RIS_RIRMIS                 .DEFINE  01H
UART2_RIS_CTSRMIS                .DEFINE  02H
UART2_RIS_DCDRMIS                .DEFINE  04H
UART2_RIS_DSRRMIS                .DEFINE  08H
UART2_RIS_RXRIS                  .DEFINE  010H
UART2_RIS_TXRIS                  .DEFINE  020H
UART2_RIS_RTRIS                  .DEFINE  040H
UART2_RIS_FERIS                  .DEFINE  080H
UART2_RIS_PERIS                  .DEFINE  0100H
UART2_RIS_BERIS                  .DEFINE  0200H
UART2_RIS_OERIS                  .DEFINE  0400H

_DEFINE_SFR UART2_MIS, 040038040H, D
; Bit Declarations for UART2_MIS
UART2_MIS_RIMMIS                 .DEFINE  01H
UART2_MIS_CTSMMIS                .DEFINE  02H
UART2_MIS_DCDMMIS                .DEFINE  04H
UART2_MIS_DSRMMIS                .DEFINE  08H
UART2_MIS_RXMIS                  .DEFINE  010H
UART2_MIS_TXMIS                  .DEFINE  020H
UART2_MIS_RTMIS                  .DEFINE  040H
UART2_MIS_FEMIS                  .DEFINE  080H
UART2_MIS_PEMIS                  .DEFINE  0100H
UART2_MIS_BEMIS                  .DEFINE  0200H
UART2_MIS_OEMIS                  .DEFINE  0400H

_DEFINE_SFR UART2_ICR, 040038044H, D
; Bit Declarations for UART2_ICR
UART2_ICR_RIMIC                  .DEFINE  01H
UART2_ICR_CTSMIC                 .DEFINE  02H
UART2_ICR_DCDMIC                 .DEFINE  04H
UART2_ICR_DSRMIC                 .DEFINE  08H
UART2_ICR_RXIC                   .DEFINE  010H
UART2_ICR_TXIC                   .DEFINE  020H
UART2_ICR_RTIC                   .DEFINE  040H
UART2_ICR_FEIC                   .DEFINE  080H
UART2_ICR_PEIC                   .DEFINE  0100H
UART2_ICR_BEIC                   .DEFINE  0200H
UART2_ICR_OEIC                   .DEFINE  0400H

_DEFINE_SFR UART2_DMACR, 040038048H, D
; Bit Declarations for UART2_DMACR
UART2_DMACR_RXDMAE               .DEFINE  01H
UART2_DMACR_TXDMAE               .DEFINE  02H
UART2_DMACR_DMAONERR             .DEFINE  04H

_DEFINE_SFR SSP1_CR0, 040040000H, D
; Bit Declarations for SSP1_CR0
SSP1_CR0_DSS                     .DEFINE  0FH
SSP1_CR0_FRF                     .DEFINE  030H
SSP1_CR0_SPO                     .DEFINE  040H
SSP1_CR0_SPH                     .DEFINE  080H
SSP1_CR0_SCR                     .DEFINE  0FF00H

_DEFINE_SFR SSP1_CR1, 040040004H, D
; Bit Declarations for SSP1_CR1
SSP1_CR1_LBM                     .DEFINE  01H
SSP1_CR1_SSE                     .DEFINE  02H
SSP1_CR1_MS                      .DEFINE  04H
SSP1_CR1_SOD                     .DEFINE  08H

_DEFINE_SFR SSP1_DR, 040040008H, D
; Bit Declarations for SSP1_DR
SSP1_DR_DATA                     .DEFINE  0FFFFH

_DEFINE_SFR SSP1_SR, 04004000CH, D
; Bit Declarations for SSP1_SR
SSP1_SR_TFE                      .DEFINE  01H
SSP1_SR_TNF                      .DEFINE  02H
SSP1_SR_RNE                      .DEFINE  04H
SSP1_SR_RFF                      .DEFINE  08H
SSP1_SR_BSY                      .DEFINE  010H

_DEFINE_SFR SSP1_CPSR, 040040010H, D
; Bit Declarations for SSP1_CPSR
SSP1_CPSR_CPSDVSR                .DEFINE  0FFH

_DEFINE_SFR SSP1_IMSC, 040040014H, D
; Bit Declarations for SSP1_IMSC
SSP1_IMSC_RORIM                  .DEFINE  01H
SSP1_IMSC_RTIM                   .DEFINE  02H
SSP1_IMSC_RXIM                   .DEFINE  04H
SSP1_IMSC_TXIM                   .DEFINE  08H

_DEFINE_SFR SSP1_RIS, 040040018H, D
; Bit Declarations for SSP1_RIS
SSP1_RIS_RORRIS                  .DEFINE  01H
SSP1_RIS_RTRIS                   .DEFINE  02H
SSP1_RIS_RXRIS                   .DEFINE  04H
SSP1_RIS_TXRIS                   .DEFINE  08H

_DEFINE_SFR SSP1_MIS, 04004001CH, D
; Bit Declarations for SSP1_MIS
SSP1_MIS_RORMIS                  .DEFINE  01H
SSP1_MIS_RTMIS                   .DEFINE  02H
SSP1_MIS_RXMIS                   .DEFINE  04H
SSP1_MIS_TXMIS                   .DEFINE  08H

_DEFINE_SFR SSP1_ICR, 040040020H, D
; Bit Declarations for SSP1_ICR
SSP1_ICR_RORIC                   .DEFINE  01H
SSP1_ICR_RTIC                    .DEFINE  02H

_DEFINE_SFR SSP1_DMACR, 040040024H, D
; Bit Declarations for SSP1_DMACR
SSP1_DMACR_RXDMAE                .DEFINE  01H
SSP1_DMACR_TXDMAE                .DEFINE  02H

_DEFINE_SFR MAN1_CONTROL, 040049000H, D
; Bit Declarations for MAN1_CONTROL
MAN1_CONTROL_MR                  .DEFINE  01H
MAN1_CONTROL_BCSTART             .DEFINE  02H
MAN1_CONTROL_BCMODE              .DEFINE  04H
MAN1_CONTROL_RTMODE              .DEFINE  08H
MAN1_CONTROL_TRA                 .DEFINE  010H
MAN1_CONTROL_TRB                 .DEFINE  020H
MAN1_CONTROL_RTA                 .DEFINE  07C0H
MAN1_CONTROL_DIV                 .DEFINE  03F800H
MAN1_CONTROL_RERR                .DEFINE  040000H

_DEFINE_SFR MAN1_STATUS, 040049004H, D
; Bit Declarations for MAN1_STATUS
MAN1_STATUS_IDLE                 .DEFINE  01H
MAN1_STATUS_RFLAGN               .DEFINE  02H
MAN1_STATUS_VALMESS              .DEFINE  04H
MAN1_STATUS_ERR                  .DEFINE  08H

_DEFINE_SFR MAN1_ERROR, 040049008H, D
; Bit Declarations for MAN1_ERROR
MAN1_ERROR_NORCV                 .DEFINE  01H
MAN1_ERROR_MANERR                .DEFINE  02H
MAN1_ERROR_SYNCERR               .DEFINE  04H
MAN1_ERROR_SEQERR                .DEFINE  08H
MAN1_ERROR_GAPERR                .DEFINE  010H
MAN1_ERROR_CONERR                .DEFINE  020H
MAN1_ERROR_PROERR                .DEFINE  040H

_DEFINE_SFR MAN1_CommandWord1, 04004900CH, D
_DEFINE_SFR MAN1_CommandWord2, 040049010H, D
_DEFINE_SFR MAN1_ModeData, 040049014H, D
_DEFINE_SFR MAN1_StatusWord1, 040049018H, D
_DEFINE_SFR MAN1_StatusWord2, 04004901CH, D
_DEFINE_SFR MAN1_INTEN, 040049020H, D
; Bit Declarations for MAN1_INTEN
MAN1_INTEN_IDLEIE                .DEFINE  01H
MAN1_INTEN_RFLAGNIE              .DEFINE  02H
MAN1_INTEN_VALMESSIE             .DEFINE  04H
MAN1_INTEN_ERRIE                 .DEFINE  08H

_DEFINE_SFR MAN1_MSG, 040049024H, D
_DEFINE_SFR MAN2_CONTROL, 040051000H, D
; Bit Declarations for MAN2_CONTROL
MAN2_CONTROL_MR                  .DEFINE  01H
MAN2_CONTROL_BCSTART             .DEFINE  02H
MAN2_CONTROL_BCMODE              .DEFINE  04H
MAN2_CONTROL_RTMODE              .DEFINE  08H
MAN2_CONTROL_TRA                 .DEFINE  010H
MAN2_CONTROL_TRB                 .DEFINE  020H
MAN2_CONTROL_RTA                 .DEFINE  07C0H
MAN2_CONTROL_DIV                 .DEFINE  03F800H
MAN2_CONTROL_RERR                .DEFINE  040000H

_DEFINE_SFR MAN2_STATUS, 040051004H, D
; Bit Declarations for MAN2_STATUS
MAN2_STATUS_IDLE                 .DEFINE  01H
MAN2_STATUS_RFLAGN               .DEFINE  02H
MAN2_STATUS_VALMESS              .DEFINE  04H
MAN2_STATUS_ERR                  .DEFINE  08H

_DEFINE_SFR MAN2_ERROR, 040051008H, D
; Bit Declarations for MAN2_ERROR
MAN2_ERROR_NORCV                 .DEFINE  01H
MAN2_ERROR_MANERR                .DEFINE  02H
MAN2_ERROR_SYNCERR               .DEFINE  04H
MAN2_ERROR_SEQERR                .DEFINE  08H
MAN2_ERROR_GAPERR                .DEFINE  010H
MAN2_ERROR_CONERR                .DEFINE  020H
MAN2_ERROR_PROERR                .DEFINE  040H

_DEFINE_SFR MAN2_CommandWord1, 04005100CH, D
_DEFINE_SFR MAN2_CommandWord2, 040051010H, D
_DEFINE_SFR MAN2_ModeData, 040051014H, D
_DEFINE_SFR MAN2_StatusWord1, 040051018H, D
_DEFINE_SFR MAN2_StatusWord2, 04005101CH, D
_DEFINE_SFR MAN2_INTEN, 040051020H, D
; Bit Declarations for MAN2_INTEN
MAN2_INTEN_IDLEIE                .DEFINE  01H
MAN2_INTEN_RFLAGNIE              .DEFINE  02H
MAN2_INTEN_VALMESSIE             .DEFINE  04H
MAN2_INTEN_ERRIE                 .DEFINE  08H

_DEFINE_SFR MAN2_MSG, 040051024H, D
_DEFINE_SFR PVDCS, 040058000H, D
; Bit Declarations for PVDCS
PVDCS_PVDEN                      .DEFINE  01H
PVDCS_PBLS                       .DEFINE  06H
PVDCS_PLS                        .DEFINE  038H
PVDCS_PVBD                       .DEFINE  040H
PVDCS_PVD                        .DEFINE  080H
PVDCS_IEPVBD                     .DEFINE  0100H
PVDCS_IEPVD                      .DEFINE  0200H
PVDCS_INVB                       .DEFINE  0400H
PVDCS_INV                        .DEFINE  0800H

_DEFINE_SFR WWDG_CR, 040060000H, D
; Bit Declarations for WWDG_CR
WWDG_CR_T                        .DEFINE  07FH
WWDG_CR_WDGA                     .DEFINE  080H

_DEFINE_SFR WWDG_CFR, 040060004H, D
; Bit Declarations for WWDG_CFR
WWDG_CFR_W                       .DEFINE  07FH
WWDG_CFR_WGTB                    .DEFINE  0180H
WWDG_CFR_EWI                     .DEFINE  0200H

_DEFINE_SFR WWDG_SR, 040060008H, D
; Bit Declarations for WWDG_SR
WWDG_SR_EWIF                     .DEFINE  01H

_DEFINE_SFR IWDG_KR, 040068000H, D
; Bit Declarations for IWDG_KR
IWDG_KR_KEY                      .DEFINE  0FFFFH

_DEFINE_SFR IWDG_PR, 040068004H, D
; Bit Declarations for IWDG_PR
IWDG_PR_PR                       .DEFINE  07H

_DEFINE_SFR IWDG_RLR, 040068008H, D
; Bit Declarations for IWDG_RLR
IWDG_RLR_RLR                     .DEFINE  0FFFH

_DEFINE_SFR IWDG_SR, 04006800CH, D
; Bit Declarations for IWDG_SR
IWDG_SR_PVU                      .DEFINE  01H
IWDG_SR_RVU                      .DEFINE  02H

_DEFINE_SFR TIM1_CNT, 040070000H, D
; Bit Declarations for TIM1_CNT
TIM1_CNT_CNT                     .DEFINE  0FFFFH

_DEFINE_SFR TIM1_PSG, 040070004H, D
; Bit Declarations for TIM1_PSG
TIM1_PSG_PSG                     .DEFINE  0FFFFH

_DEFINE_SFR TIM1_ARR, 040070008H, D
; Bit Declarations for TIM1_ARR
TIM1_ARR_ARR                     .DEFINE  0FFFFH

_DEFINE_SFR TIM1_CNTRL, 04007000CH, D
; Bit Declarations for TIM1_CNTRL
TIM1_CNTRL_CNT_EN                .DEFINE  01H
TIM1_CNTRL_ARRB_EN               .DEFINE  02H
TIM1_CNTRL_WR_CMPL               .DEFINE  04H
TIM1_CNTRL_DIR                   .DEFINE  08H
TIM1_CNTRL_FDTS                  .DEFINE  030H
TIM1_CNTRL_CNT_MODE              .DEFINE  0C0H
TIM1_CNTRL_EVENT_SEL             .DEFINE  0F00H

_DEFINE_SFR TIM1_CCR1, 040070010H, D
; Bit Declarations for TIM1_CCR1
TIM1_CCR1_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM1_CCR2, 040070014H, D
; Bit Declarations for TIM1_CCR2
TIM1_CCR2_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM1_CCR3, 040070018H, D
; Bit Declarations for TIM1_CCR3
TIM1_CCR3_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM1_CCR4, 04007001CH, D
; Bit Declarations for TIM1_CCR4
TIM1_CCR4_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM1_CH1_CNTRL, 040070020H, D
; Bit Declarations for TIM1_CH1_CNTRL
TIM1_CH1_CNTRL_CHFLTR            .DEFINE  0FH
TIM1_CH1_CNTRL_CHSEL             .DEFINE  030H
TIM1_CH1_CNTRL_CHPSC             .DEFINE  0C0H
TIM1_CH1_CNTRL_OCCE              .DEFINE  0100H
TIM1_CH1_CNTRL_OCCM              .DEFINE  0E00H
TIM1_CH1_CNTRL_BRKEN             .DEFINE  01000H
TIM1_CH1_CNTRL_ETREN             .DEFINE  02000H
TIM1_CH1_CNTRL_WR_CMPL           .DEFINE  04000H
TIM1_CH1_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM1_CH2_CNTRL, 040070024H, D
; Bit Declarations for TIM1_CH2_CNTRL
TIM1_CH2_CNTRL_CHFLTR            .DEFINE  0FH
TIM1_CH2_CNTRL_CHSEL             .DEFINE  030H
TIM1_CH2_CNTRL_CHPSC             .DEFINE  0C0H
TIM1_CH2_CNTRL_OCCE              .DEFINE  0100H
TIM1_CH2_CNTRL_OCCM              .DEFINE  0E00H
TIM1_CH2_CNTRL_BRKEN             .DEFINE  01000H
TIM1_CH2_CNTRL_ETREN             .DEFINE  02000H
TIM1_CH2_CNTRL_WR_CMPL           .DEFINE  04000H
TIM1_CH2_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM1_CH3_CNTRL, 040070028H, D
; Bit Declarations for TIM1_CH3_CNTRL
TIM1_CH3_CNTRL_CHFLTR            .DEFINE  0FH
TIM1_CH3_CNTRL_CHSEL             .DEFINE  030H
TIM1_CH3_CNTRL_CHPSC             .DEFINE  0C0H
TIM1_CH3_CNTRL_OCCE              .DEFINE  0100H
TIM1_CH3_CNTRL_OCCM              .DEFINE  0E00H
TIM1_CH3_CNTRL_BRKEN             .DEFINE  01000H
TIM1_CH3_CNTRL_ETREN             .DEFINE  02000H
TIM1_CH3_CNTRL_WR_CMPL           .DEFINE  04000H
TIM1_CH3_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM1_CH4_CNTRL, 04007002CH, D
; Bit Declarations for TIM1_CH4_CNTRL
TIM1_CH4_CNTRL_CHFLTR            .DEFINE  0FH
TIM1_CH4_CNTRL_CHSEL             .DEFINE  030H
TIM1_CH4_CNTRL_CHPSC             .DEFINE  0C0H
TIM1_CH4_CNTRL_OCCE              .DEFINE  0100H
TIM1_CH4_CNTRL_OCCM              .DEFINE  0E00H
TIM1_CH4_CNTRL_BRKEN             .DEFINE  01000H
TIM1_CH4_CNTRL_ETREN             .DEFINE  02000H
TIM1_CH4_CNTRL_WR_CMPL           .DEFINE  04000H
TIM1_CH4_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM1_CH1_CNTRL1, 040070030H, D
; Bit Declarations for TIM1_CH1_CNTRL1
TIM1_CH1_CNTRL1_SELOE            .DEFINE  03H
TIM1_CH1_CNTRL1_SELO             .DEFINE  0CH
TIM1_CH1_CNTRL1_INV              .DEFINE  010H
TIM1_CH1_CNTRL1_NSELOE           .DEFINE  0300H
TIM1_CH1_CNTRL1_NSELO            .DEFINE  0C00H
TIM1_CH1_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM1_CH2_CNTRL1, 040070034H, D
; Bit Declarations for TIM1_CH2_CNTRL1
TIM1_CH2_CNTRL1_SELOE            .DEFINE  03H
TIM1_CH2_CNTRL1_SELO             .DEFINE  0CH
TIM1_CH2_CNTRL1_INV              .DEFINE  010H
TIM1_CH2_CNTRL1_NSELOE           .DEFINE  0300H
TIM1_CH2_CNTRL1_NSELO            .DEFINE  0C00H
TIM1_CH2_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM1_CH3_CNTRL1, 040070038H, D
; Bit Declarations for TIM1_CH3_CNTRL1
TIM1_CH3_CNTRL1_SELOE            .DEFINE  03H
TIM1_CH3_CNTRL1_SELO             .DEFINE  0CH
TIM1_CH3_CNTRL1_INV              .DEFINE  010H
TIM1_CH3_CNTRL1_NSELOE           .DEFINE  0300H
TIM1_CH3_CNTRL1_NSELO            .DEFINE  0C00H
TIM1_CH3_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM1_CH4_CNTRL1, 04007003CH, D
; Bit Declarations for TIM1_CH4_CNTRL1
TIM1_CH4_CNTRL1_SELOE            .DEFINE  03H
TIM1_CH4_CNTRL1_SELO             .DEFINE  0CH
TIM1_CH4_CNTRL1_INV              .DEFINE  010H
TIM1_CH4_CNTRL1_NSELOE           .DEFINE  0300H
TIM1_CH4_CNTRL1_NSELO            .DEFINE  0C00H
TIM1_CH4_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM1_CH1_DTG, 040070040H, D
; Bit Declarations for TIM1_CH1_DTG
TIM1_CH1_DTG_DTGx                .DEFINE  0FH
TIM1_CH1_DTG_EDTS                .DEFINE  010H
TIM1_CH1_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM1_CH2_DTG, 040070044H, D
; Bit Declarations for TIM1_CH2_DTG
TIM1_CH2_DTG_DTGx                .DEFINE  0FH
TIM1_CH2_DTG_EDTS                .DEFINE  010H
TIM1_CH2_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM1_CH3_DTG, 040070048H, D
; Bit Declarations for TIM1_CH3_DTG
TIM1_CH3_DTG_DTGx                .DEFINE  0FH
TIM1_CH3_DTG_EDTS                .DEFINE  010H
TIM1_CH3_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM1_CH4_DTG, 04007004CH, D
; Bit Declarations for TIM1_CH4_DTG
TIM1_CH4_DTG_DTGx                .DEFINE  0FH
TIM1_CH4_DTG_EDTS                .DEFINE  010H
TIM1_CH4_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM1_BRKETR_CNTRL, 040070050H, D
; Bit Declarations for TIM1_BRKETR_CNTRL
TIM1_BRKETR_CNTRL_BRK_INV        .DEFINE  01H
TIM1_BRKETR_CNTRL_ETR_INV        .DEFINE  02H
TIM1_BRKETR_CNTRL_ETR_PSC        .DEFINE  0CH
TIM1_BRKETR_CNTRL_ETR_FILTER     .DEFINE  0F0H

_DEFINE_SFR TIM1_STATUS, 040070054H, D
; Bit Declarations for TIM1_STATUS
TIM1_STATUS_CNT_ZERO_EVENT       .DEFINE  01H
TIM1_STATUS_CNT_ARR_EVENT        .DEFINE  02H
TIM1_STATUS_ETR_RE_EVENT         .DEFINE  04H
TIM1_STATUS_ETR_FE_EVENT         .DEFINE  08H
TIM1_STATUS_BRK_EVENT            .DEFINE  010H
TIM1_STATUS_CCR_CAP_EVENT        .DEFINE  01E0H
TIM1_STATUS_CCR_REF_EVENT        .DEFINE  01E00H
TIM1_STATUS_CCR1_CAP_EVENT       .DEFINE  01E000H

_DEFINE_SFR TIM1_IE, 040070058H, D
; Bit Declarations for TIM1_IE
TIM1_IE_CNT_ZERO_EVENT_IE        .DEFINE  01H
TIM1_IE_CNT_ARR_EVENT_IE         .DEFINE  02H
TIM1_IE_ETR_RE_EVENT_IE          .DEFINE  04H
TIM1_IE_ETR_FE_EVENT_IE          .DEFINE  08H
TIM1_IE_BRK_EVENT_IE             .DEFINE  010H
TIM1_IE_CCR_CAP_EVENT_IE         .DEFINE  01E0H
TIM1_IE_CCR_REF_EVENT_IE         .DEFINE  01E00H

_DEFINE_SFR TIM1_DMA_RE, 04007005CH, D
; Bit Declarations for TIM1_DMA_RE
TIM1_DMA_RE_CNT_ZERO_EVENT_RE    .DEFINE  01H
TIM1_DMA_RE_CNT_ARR_EVENT_RE     .DEFINE  02H
TIM1_DMA_RE_ETR_RE_EVENT_RE      .DEFINE  04H
TIM1_DMA_RE_ETR_FE_EVENT_RE      .DEFINE  08H
TIM1_DMA_RE_BRK_EVENT_RE         .DEFINE  010H
TIM1_DMA_RE_CCR_CAP_EVENT_RE     .DEFINE  01E0H
TIM1_DMA_RE_CCR_REF_EVENT_RE     .DEFINE  01E00H

_DEFINE_SFR TIM1_CH1_CNTRL2, 040070060H, D
; Bit Declarations for TIM1_CH1_CNTRL2
TIM1_CH1_CNTRL2_CHSEL1           .DEFINE  03H
TIM1_CH1_CNTRL2_CCR1_EN          .DEFINE  04H
TIM1_CH1_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM1_CH2_CNTRL2, 040070064H, D
; Bit Declarations for TIM1_CH2_CNTRL2
TIM1_CH2_CNTRL2_CHSEL1           .DEFINE  03H
TIM1_CH2_CNTRL2_CCR1_EN          .DEFINE  04H
TIM1_CH2_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM1_CH3_CNTRL2, 040070068H, D
; Bit Declarations for TIM1_CH3_CNTRL2
TIM1_CH3_CNTRL2_CHSEL1           .DEFINE  03H
TIM1_CH3_CNTRL2_CCR1_EN          .DEFINE  04H
TIM1_CH3_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM1_CH4_CNTRL2, 04007006CH, D
; Bit Declarations for TIM1_CH4_CNTRL2
TIM1_CH4_CNTRL2_CHSEL1           .DEFINE  03H
TIM1_CH4_CNTRL2_CCR1_EN          .DEFINE  04H
TIM1_CH4_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM1_CCR11, 040070070H, D
; Bit Declarations for TIM1_CCR11
TIM1_CCR11_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM1_CCR21, 040070074H, D
; Bit Declarations for TIM1_CCR21
TIM1_CCR21_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM1_CCR31, 040070078H, D
; Bit Declarations for TIM1_CCR31
TIM1_CCR31_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM1_CCR41, 04007007CH, D
; Bit Declarations for TIM1_CCR41
TIM1_CCR41_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM2_CNT, 040078000H, D
; Bit Declarations for TIM2_CNT
TIM2_CNT_CNT                     .DEFINE  0FFFFH

_DEFINE_SFR TIM2_PSG, 040078004H, D
; Bit Declarations for TIM2_PSG
TIM2_PSG_PSG                     .DEFINE  0FFFFH

_DEFINE_SFR TIM2_ARR, 040078008H, D
; Bit Declarations for TIM2_ARR
TIM2_ARR_ARR                     .DEFINE  0FFFFH

_DEFINE_SFR TIM2_CNTRL, 04007800CH, D
; Bit Declarations for TIM2_CNTRL
TIM2_CNTRL_CNT_EN                .DEFINE  01H
TIM2_CNTRL_ARRB_EN               .DEFINE  02H
TIM2_CNTRL_WR_CMPL               .DEFINE  04H
TIM2_CNTRL_DIR                   .DEFINE  08H
TIM2_CNTRL_FDTS                  .DEFINE  030H
TIM2_CNTRL_CNT_MODE              .DEFINE  0C0H
TIM2_CNTRL_EVENT_SEL             .DEFINE  0F00H

_DEFINE_SFR TIM2_CCR1, 040078010H, D
; Bit Declarations for TIM2_CCR1
TIM2_CCR1_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM2_CCR2, 040078014H, D
; Bit Declarations for TIM2_CCR2
TIM2_CCR2_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM2_CCR3, 040078018H, D
; Bit Declarations for TIM2_CCR3
TIM2_CCR3_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM2_CCR4, 04007801CH, D
; Bit Declarations for TIM2_CCR4
TIM2_CCR4_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM2_CH1_CNTRL, 040078020H, D
; Bit Declarations for TIM2_CH1_CNTRL
TIM2_CH1_CNTRL_CHFLTR            .DEFINE  0FH
TIM2_CH1_CNTRL_CHSEL             .DEFINE  030H
TIM2_CH1_CNTRL_CHPSC             .DEFINE  0C0H
TIM2_CH1_CNTRL_OCCE              .DEFINE  0100H
TIM2_CH1_CNTRL_OCCM              .DEFINE  0E00H
TIM2_CH1_CNTRL_BRKEN             .DEFINE  01000H
TIM2_CH1_CNTRL_ETREN             .DEFINE  02000H
TIM2_CH1_CNTRL_WR_CMPL           .DEFINE  04000H
TIM2_CH1_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM2_CH2_CNTRL, 040078024H, D
; Bit Declarations for TIM2_CH2_CNTRL
TIM2_CH2_CNTRL_CHFLTR            .DEFINE  0FH
TIM2_CH2_CNTRL_CHSEL             .DEFINE  030H
TIM2_CH2_CNTRL_CHPSC             .DEFINE  0C0H
TIM2_CH2_CNTRL_OCCE              .DEFINE  0100H
TIM2_CH2_CNTRL_OCCM              .DEFINE  0E00H
TIM2_CH2_CNTRL_BRKEN             .DEFINE  01000H
TIM2_CH2_CNTRL_ETREN             .DEFINE  02000H
TIM2_CH2_CNTRL_WR_CMPL           .DEFINE  04000H
TIM2_CH2_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM2_CH3_CNTRL, 040078028H, D
; Bit Declarations for TIM2_CH3_CNTRL
TIM2_CH3_CNTRL_CHFLTR            .DEFINE  0FH
TIM2_CH3_CNTRL_CHSEL             .DEFINE  030H
TIM2_CH3_CNTRL_CHPSC             .DEFINE  0C0H
TIM2_CH3_CNTRL_OCCE              .DEFINE  0100H
TIM2_CH3_CNTRL_OCCM              .DEFINE  0E00H
TIM2_CH3_CNTRL_BRKEN             .DEFINE  01000H
TIM2_CH3_CNTRL_ETREN             .DEFINE  02000H
TIM2_CH3_CNTRL_WR_CMPL           .DEFINE  04000H
TIM2_CH3_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM2_CH4_CNTRL, 04007802CH, D
; Bit Declarations for TIM2_CH4_CNTRL
TIM2_CH4_CNTRL_CHFLTR            .DEFINE  0FH
TIM2_CH4_CNTRL_CHSEL             .DEFINE  030H
TIM2_CH4_CNTRL_CHPSC             .DEFINE  0C0H
TIM2_CH4_CNTRL_OCCE              .DEFINE  0100H
TIM2_CH4_CNTRL_OCCM              .DEFINE  0E00H
TIM2_CH4_CNTRL_BRKEN             .DEFINE  01000H
TIM2_CH4_CNTRL_ETREN             .DEFINE  02000H
TIM2_CH4_CNTRL_WR_CMPL           .DEFINE  04000H
TIM2_CH4_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM2_CH1_CNTRL1, 040078030H, D
; Bit Declarations for TIM2_CH1_CNTRL1
TIM2_CH1_CNTRL1_SELOE            .DEFINE  03H
TIM2_CH1_CNTRL1_SELO             .DEFINE  0CH
TIM2_CH1_CNTRL1_INV              .DEFINE  010H
TIM2_CH1_CNTRL1_NSELOE           .DEFINE  0300H
TIM2_CH1_CNTRL1_NSELO            .DEFINE  0C00H
TIM2_CH1_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM2_CH2_CNTRL1, 040078034H, D
; Bit Declarations for TIM2_CH2_CNTRL1
TIM2_CH2_CNTRL1_SELOE            .DEFINE  03H
TIM2_CH2_CNTRL1_SELO             .DEFINE  0CH
TIM2_CH2_CNTRL1_INV              .DEFINE  010H
TIM2_CH2_CNTRL1_NSELOE           .DEFINE  0300H
TIM2_CH2_CNTRL1_NSELO            .DEFINE  0C00H
TIM2_CH2_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM2_CH3_CNTRL1, 040078038H, D
; Bit Declarations for TIM2_CH3_CNTRL1
TIM2_CH3_CNTRL1_SELOE            .DEFINE  03H
TIM2_CH3_CNTRL1_SELO             .DEFINE  0CH
TIM2_CH3_CNTRL1_INV              .DEFINE  010H
TIM2_CH3_CNTRL1_NSELOE           .DEFINE  0300H
TIM2_CH3_CNTRL1_NSELO            .DEFINE  0C00H
TIM2_CH3_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM2_CH4_CNTRL1, 04007803CH, D
; Bit Declarations for TIM2_CH4_CNTRL1
TIM2_CH4_CNTRL1_SELOE            .DEFINE  03H
TIM2_CH4_CNTRL1_SELO             .DEFINE  0CH
TIM2_CH4_CNTRL1_INV              .DEFINE  010H
TIM2_CH4_CNTRL1_NSELOE           .DEFINE  0300H
TIM2_CH4_CNTRL1_NSELO            .DEFINE  0C00H
TIM2_CH4_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM2_CH1_DTG, 040078040H, D
; Bit Declarations for TIM2_CH1_DTG
TIM2_CH1_DTG_DTGx                .DEFINE  0FH
TIM2_CH1_DTG_EDTS                .DEFINE  010H
TIM2_CH1_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM2_CH2_DTG, 040078044H, D
; Bit Declarations for TIM2_CH2_DTG
TIM2_CH2_DTG_DTGx                .DEFINE  0FH
TIM2_CH2_DTG_EDTS                .DEFINE  010H
TIM2_CH2_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM2_CH3_DTG, 040078048H, D
; Bit Declarations for TIM2_CH3_DTG
TIM2_CH3_DTG_DTGx                .DEFINE  0FH
TIM2_CH3_DTG_EDTS                .DEFINE  010H
TIM2_CH3_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM2_CH4_DTG, 04007804CH, D
; Bit Declarations for TIM2_CH4_DTG
TIM2_CH4_DTG_DTGx                .DEFINE  0FH
TIM2_CH4_DTG_EDTS                .DEFINE  010H
TIM2_CH4_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM2_BRKETR_CNTRL, 040078050H, D
; Bit Declarations for TIM2_BRKETR_CNTRL
TIM2_BRKETR_CNTRL_BRK_INV        .DEFINE  01H
TIM2_BRKETR_CNTRL_ETR_INV        .DEFINE  02H
TIM2_BRKETR_CNTRL_ETR_PSC        .DEFINE  0CH
TIM2_BRKETR_CNTRL_ETR_FILTER     .DEFINE  0F0H

_DEFINE_SFR TIM2_STATUS, 040078054H, D
; Bit Declarations for TIM2_STATUS
TIM2_STATUS_CNT_ZERO_EVENT       .DEFINE  01H
TIM2_STATUS_CNT_ARR_EVENT        .DEFINE  02H
TIM2_STATUS_ETR_RE_EVENT         .DEFINE  04H
TIM2_STATUS_ETR_FE_EVENT         .DEFINE  08H
TIM2_STATUS_BRK_EVENT            .DEFINE  010H
TIM2_STATUS_CCR_CAP_EVENT        .DEFINE  01E0H
TIM2_STATUS_CCR_REF_EVENT        .DEFINE  01E00H
TIM2_STATUS_CCR1_CAP_EVENT       .DEFINE  01E000H

_DEFINE_SFR TIM2_IE, 040078058H, D
; Bit Declarations for TIM2_IE
TIM2_IE_CNT_ZERO_EVENT_IE        .DEFINE  01H
TIM2_IE_CNT_ARR_EVENT_IE         .DEFINE  02H
TIM2_IE_ETR_RE_EVENT_IE          .DEFINE  04H
TIM2_IE_ETR_FE_EVENT_IE          .DEFINE  08H
TIM2_IE_BRK_EVENT_IE             .DEFINE  010H
TIM2_IE_CCR_CAP_EVENT_IE         .DEFINE  01E0H
TIM2_IE_CCR_REF_EVENT_IE         .DEFINE  01E00H

_DEFINE_SFR TIM2_DMA_RE, 04007805CH, D
; Bit Declarations for TIM2_DMA_RE
TIM2_DMA_RE_CNT_ZERO_EVENT_RE    .DEFINE  01H
TIM2_DMA_RE_CNT_ARR_EVENT_RE     .DEFINE  02H
TIM2_DMA_RE_ETR_RE_EVENT_RE      .DEFINE  04H
TIM2_DMA_RE_ETR_FE_EVENT_RE      .DEFINE  08H
TIM2_DMA_RE_BRK_EVENT_RE         .DEFINE  010H
TIM2_DMA_RE_CCR_CAP_EVENT_RE     .DEFINE  01E0H
TIM2_DMA_RE_CCR_REF_EVENT_RE     .DEFINE  01E00H

_DEFINE_SFR TIM2_CH1_CNTRL2, 040078060H, D
; Bit Declarations for TIM2_CH1_CNTRL2
TIM2_CH1_CNTRL2_CHSEL1           .DEFINE  03H
TIM2_CH1_CNTRL2_CCR1_EN          .DEFINE  04H
TIM2_CH1_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM2_CH2_CNTRL2, 040078064H, D
; Bit Declarations for TIM2_CH2_CNTRL2
TIM2_CH2_CNTRL2_CHSEL1           .DEFINE  03H
TIM2_CH2_CNTRL2_CCR1_EN          .DEFINE  04H
TIM2_CH2_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM2_CH3_CNTRL2, 040078068H, D
; Bit Declarations for TIM2_CH3_CNTRL2
TIM2_CH3_CNTRL2_CHSEL1           .DEFINE  03H
TIM2_CH3_CNTRL2_CCR1_EN          .DEFINE  04H
TIM2_CH3_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM2_CH4_CNTRL2, 04007806CH, D
; Bit Declarations for TIM2_CH4_CNTRL2
TIM2_CH4_CNTRL2_CHSEL1           .DEFINE  03H
TIM2_CH4_CNTRL2_CCR1_EN          .DEFINE  04H
TIM2_CH4_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM2_CCR11, 040078070H, D
; Bit Declarations for TIM2_CCR11
TIM2_CCR11_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM2_CCR21, 040078074H, D
; Bit Declarations for TIM2_CCR21
TIM2_CCR21_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM2_CCR31, 040078078H, D
; Bit Declarations for TIM2_CCR31
TIM2_CCR31_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM2_CCR41, 04007807CH, D
; Bit Declarations for TIM2_CCR41
TIM2_CCR41_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM3_CNT, 040080000H, D
; Bit Declarations for TIM3_CNT
TIM3_CNT_CNT                     .DEFINE  0FFFFH

_DEFINE_SFR TIM3_PSG, 040080004H, D
; Bit Declarations for TIM3_PSG
TIM3_PSG_PSG                     .DEFINE  0FFFFH

_DEFINE_SFR TIM3_ARR, 040080008H, D
; Bit Declarations for TIM3_ARR
TIM3_ARR_ARR                     .DEFINE  0FFFFH

_DEFINE_SFR TIM3_CNTRL, 04008000CH, D
; Bit Declarations for TIM3_CNTRL
TIM3_CNTRL_CNT_EN                .DEFINE  01H
TIM3_CNTRL_ARRB_EN               .DEFINE  02H
TIM3_CNTRL_WR_CMPL               .DEFINE  04H
TIM3_CNTRL_DIR                   .DEFINE  08H
TIM3_CNTRL_FDTS                  .DEFINE  030H
TIM3_CNTRL_CNT_MODE              .DEFINE  0C0H
TIM3_CNTRL_EVENT_SEL             .DEFINE  0F00H

_DEFINE_SFR TIM3_CCR1, 040080010H, D
; Bit Declarations for TIM3_CCR1
TIM3_CCR1_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM3_CCR2, 040080014H, D
; Bit Declarations for TIM3_CCR2
TIM3_CCR2_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM3_CCR3, 040080018H, D
; Bit Declarations for TIM3_CCR3
TIM3_CCR3_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM3_CCR4, 04008001CH, D
; Bit Declarations for TIM3_CCR4
TIM3_CCR4_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM3_CH1_CNTRL, 040080020H, D
; Bit Declarations for TIM3_CH1_CNTRL
TIM3_CH1_CNTRL_CHFLTR            .DEFINE  0FH
TIM3_CH1_CNTRL_CHSEL             .DEFINE  030H
TIM3_CH1_CNTRL_CHPSC             .DEFINE  0C0H
TIM3_CH1_CNTRL_OCCE              .DEFINE  0100H
TIM3_CH1_CNTRL_OCCM              .DEFINE  0E00H
TIM3_CH1_CNTRL_BRKEN             .DEFINE  01000H
TIM3_CH1_CNTRL_ETREN             .DEFINE  02000H
TIM3_CH1_CNTRL_WR_CMPL           .DEFINE  04000H
TIM3_CH1_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM3_CH2_CNTRL, 040080024H, D
; Bit Declarations for TIM3_CH2_CNTRL
TIM3_CH2_CNTRL_CHFLTR            .DEFINE  0FH
TIM3_CH2_CNTRL_CHSEL             .DEFINE  030H
TIM3_CH2_CNTRL_CHPSC             .DEFINE  0C0H
TIM3_CH2_CNTRL_OCCE              .DEFINE  0100H
TIM3_CH2_CNTRL_OCCM              .DEFINE  0E00H
TIM3_CH2_CNTRL_BRKEN             .DEFINE  01000H
TIM3_CH2_CNTRL_ETREN             .DEFINE  02000H
TIM3_CH2_CNTRL_WR_CMPL           .DEFINE  04000H
TIM3_CH2_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM3_CH3_CNTRL, 040080028H, D
; Bit Declarations for TIM3_CH3_CNTRL
TIM3_CH3_CNTRL_CHFLTR            .DEFINE  0FH
TIM3_CH3_CNTRL_CHSEL             .DEFINE  030H
TIM3_CH3_CNTRL_CHPSC             .DEFINE  0C0H
TIM3_CH3_CNTRL_OCCE              .DEFINE  0100H
TIM3_CH3_CNTRL_OCCM              .DEFINE  0E00H
TIM3_CH3_CNTRL_BRKEN             .DEFINE  01000H
TIM3_CH3_CNTRL_ETREN             .DEFINE  02000H
TIM3_CH3_CNTRL_WR_CMPL           .DEFINE  04000H
TIM3_CH3_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM3_CH4_CNTRL, 04008002CH, D
; Bit Declarations for TIM3_CH4_CNTRL
TIM3_CH4_CNTRL_CHFLTR            .DEFINE  0FH
TIM3_CH4_CNTRL_CHSEL             .DEFINE  030H
TIM3_CH4_CNTRL_CHPSC             .DEFINE  0C0H
TIM3_CH4_CNTRL_OCCE              .DEFINE  0100H
TIM3_CH4_CNTRL_OCCM              .DEFINE  0E00H
TIM3_CH4_CNTRL_BRKEN             .DEFINE  01000H
TIM3_CH4_CNTRL_ETREN             .DEFINE  02000H
TIM3_CH4_CNTRL_WR_CMPL           .DEFINE  04000H
TIM3_CH4_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM3_CH1_CNTRL1, 040080030H, D
; Bit Declarations for TIM3_CH1_CNTRL1
TIM3_CH1_CNTRL1_SELOE            .DEFINE  03H
TIM3_CH1_CNTRL1_SELO             .DEFINE  0CH
TIM3_CH1_CNTRL1_INV              .DEFINE  010H
TIM3_CH1_CNTRL1_NSELOE           .DEFINE  0300H
TIM3_CH1_CNTRL1_NSELO            .DEFINE  0C00H
TIM3_CH1_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM3_CH2_CNTRL1, 040080034H, D
; Bit Declarations for TIM3_CH2_CNTRL1
TIM3_CH2_CNTRL1_SELOE            .DEFINE  03H
TIM3_CH2_CNTRL1_SELO             .DEFINE  0CH
TIM3_CH2_CNTRL1_INV              .DEFINE  010H
TIM3_CH2_CNTRL1_NSELOE           .DEFINE  0300H
TIM3_CH2_CNTRL1_NSELO            .DEFINE  0C00H
TIM3_CH2_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM3_CH3_CNTRL1, 040080038H, D
; Bit Declarations for TIM3_CH3_CNTRL1
TIM3_CH3_CNTRL1_SELOE            .DEFINE  03H
TIM3_CH3_CNTRL1_SELO             .DEFINE  0CH
TIM3_CH3_CNTRL1_INV              .DEFINE  010H
TIM3_CH3_CNTRL1_NSELOE           .DEFINE  0300H
TIM3_CH3_CNTRL1_NSELO            .DEFINE  0C00H
TIM3_CH3_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM3_CH4_CNTRL1, 04008003CH, D
; Bit Declarations for TIM3_CH4_CNTRL1
TIM3_CH4_CNTRL1_SELOE            .DEFINE  03H
TIM3_CH4_CNTRL1_SELO             .DEFINE  0CH
TIM3_CH4_CNTRL1_INV              .DEFINE  010H
TIM3_CH4_CNTRL1_NSELOE           .DEFINE  0300H
TIM3_CH4_CNTRL1_NSELO            .DEFINE  0C00H
TIM3_CH4_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM3_CH1_DTG, 040080040H, D
; Bit Declarations for TIM3_CH1_DTG
TIM3_CH1_DTG_DTGx                .DEFINE  0FH
TIM3_CH1_DTG_EDTS                .DEFINE  010H
TIM3_CH1_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM3_CH2_DTG, 040080044H, D
; Bit Declarations for TIM3_CH2_DTG
TIM3_CH2_DTG_DTGx                .DEFINE  0FH
TIM3_CH2_DTG_EDTS                .DEFINE  010H
TIM3_CH2_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM3_CH3_DTG, 040080048H, D
; Bit Declarations for TIM3_CH3_DTG
TIM3_CH3_DTG_DTGx                .DEFINE  0FH
TIM3_CH3_DTG_EDTS                .DEFINE  010H
TIM3_CH3_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM3_CH4_DTG, 04008004CH, D
; Bit Declarations for TIM3_CH4_DTG
TIM3_CH4_DTG_DTGx                .DEFINE  0FH
TIM3_CH4_DTG_EDTS                .DEFINE  010H
TIM3_CH4_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM3_BRKETR_CNTRL, 040080050H, D
; Bit Declarations for TIM3_BRKETR_CNTRL
TIM3_BRKETR_CNTRL_BRK_INV        .DEFINE  01H
TIM3_BRKETR_CNTRL_ETR_INV        .DEFINE  02H
TIM3_BRKETR_CNTRL_ETR_PSC        .DEFINE  0CH
TIM3_BRKETR_CNTRL_ETR_FILTER     .DEFINE  0F0H

_DEFINE_SFR TIM3_STATUS, 040080054H, D
; Bit Declarations for TIM3_STATUS
TIM3_STATUS_CNT_ZERO_EVENT       .DEFINE  01H
TIM3_STATUS_CNT_ARR_EVENT        .DEFINE  02H
TIM3_STATUS_ETR_RE_EVENT         .DEFINE  04H
TIM3_STATUS_ETR_FE_EVENT         .DEFINE  08H
TIM3_STATUS_BRK_EVENT            .DEFINE  010H
TIM3_STATUS_CCR_CAP_EVENT        .DEFINE  01E0H
TIM3_STATUS_CCR_REF_EVENT        .DEFINE  01E00H
TIM3_STATUS_CCR1_CAP_EVENT       .DEFINE  01E000H

_DEFINE_SFR TIM3_IE, 040080058H, D
; Bit Declarations for TIM3_IE
TIM3_IE_CNT_ZERO_EVENT_IE        .DEFINE  01H
TIM3_IE_CNT_ARR_EVENT_IE         .DEFINE  02H
TIM3_IE_ETR_RE_EVENT_IE          .DEFINE  04H
TIM3_IE_ETR_FE_EVENT_IE          .DEFINE  08H
TIM3_IE_BRK_EVENT_IE             .DEFINE  010H
TIM3_IE_CCR_CAP_EVENT_IE         .DEFINE  01E0H
TIM3_IE_CCR_REF_EVENT_IE         .DEFINE  01E00H

_DEFINE_SFR TIM3_DMA_RE, 04008005CH, D
; Bit Declarations for TIM3_DMA_RE
TIM3_DMA_RE_CNT_ZERO_EVENT_RE    .DEFINE  01H
TIM3_DMA_RE_CNT_ARR_EVENT_RE     .DEFINE  02H
TIM3_DMA_RE_ETR_RE_EVENT_RE      .DEFINE  04H
TIM3_DMA_RE_ETR_FE_EVENT_RE      .DEFINE  08H
TIM3_DMA_RE_BRK_EVENT_RE         .DEFINE  010H
TIM3_DMA_RE_CCR_CAP_EVENT_RE     .DEFINE  01E0H
TIM3_DMA_RE_CCR_REF_EVENT_RE     .DEFINE  01E00H

_DEFINE_SFR TIM3_CH1_CNTRL2, 040080060H, D
; Bit Declarations for TIM3_CH1_CNTRL2
TIM3_CH1_CNTRL2_CHSEL1           .DEFINE  03H
TIM3_CH1_CNTRL2_CCR1_EN          .DEFINE  04H
TIM3_CH1_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM3_CH2_CNTRL2, 040080064H, D
; Bit Declarations for TIM3_CH2_CNTRL2
TIM3_CH2_CNTRL2_CHSEL1           .DEFINE  03H
TIM3_CH2_CNTRL2_CCR1_EN          .DEFINE  04H
TIM3_CH2_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM3_CH3_CNTRL2, 040080068H, D
; Bit Declarations for TIM3_CH3_CNTRL2
TIM3_CH3_CNTRL2_CHSEL1           .DEFINE  03H
TIM3_CH3_CNTRL2_CCR1_EN          .DEFINE  04H
TIM3_CH3_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM3_CH4_CNTRL2, 04008006CH, D
; Bit Declarations for TIM3_CH4_CNTRL2
TIM3_CH4_CNTRL2_CHSEL1           .DEFINE  03H
TIM3_CH4_CNTRL2_CCR1_EN          .DEFINE  04H
TIM3_CH4_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM3_CCR11, 040080070H, D
; Bit Declarations for TIM3_CCR11
TIM3_CCR11_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM3_CCR21, 040080074H, D
; Bit Declarations for TIM3_CCR21
TIM3_CCR21_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM3_CCR31, 040080078H, D
; Bit Declarations for TIM3_CCR31
TIM3_CCR31_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM3_CCR41, 04008007CH, D
; Bit Declarations for TIM3_CCR41
TIM3_CCR41_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR ADC1_CFG, 040088000H, D
; Bit Declarations for ADC1_CFG
ADC1_CFG_Cfg_REG_ADON            .DEFINE  01H
ADC1_CFG_Cfg_REG_GO              .DEFINE  02H
ADC1_CFG_Cfg_REG_CLKS            .DEFINE  04H
ADC1_CFG_Cfg_REG_SAMPLE          .DEFINE  08H
ADC1_CFG_Cfg_REG_CHS             .DEFINE  01F0H
ADC1_CFG_Cfg_REG_CHCH            .DEFINE  0200H
ADC1_CFG_Cfg_REG_RNGC            .DEFINE  0400H
ADC1_CFG_Cfg_M_REF               .DEFINE  0800H
ADC1_CFG_Cfg_REG_DIVCLK          .DEFINE  0F000H
ADC1_CFG_Cfg_Sync_Conver         .DEFINE  010000H
ADC1_CFG_TS_EN                   .DEFINE  020000H
ADC1_CFG_TS_BUF_EN               .DEFINE  040000H
ADC1_CFG_SEL_TS                  .DEFINE  080000H
ADC1_CFG_SEL_VREF                .DEFINE  0100000H
ADC1_CFG_TR                      .DEFINE  01E00000H
ADC1_CFG_Delay_Go                .DEFINE  0E000000H
ADC1_CFG_Delay_ADC               .DEFINE  0F0000000H

_DEFINE_SFR ADC2_CFG, 040088004H, D
; Bit Declarations for ADC2_CFG
ADC2_CFG_Cfg_REG_ADON            .DEFINE  01H
ADC2_CFG_Cfg_REG_GO              .DEFINE  02H
ADC2_CFG_Cfg_REG_CLKS            .DEFINE  04H
ADC2_CFG_Cfg_REG_SAMPLE          .DEFINE  08H
ADC2_CFG_Cfg_REG_CHS             .DEFINE  01F0H
ADC2_CFG_Cfg_REG_CHCH            .DEFINE  0200H
ADC2_CFG_Cfg_REG_RNGC            .DEFINE  0400H
ADC2_CFG_Cfg_M_REF               .DEFINE  0800H
ADC2_CFG_Cfg_REG_DIVCLK          .DEFINE  0F000H
ADC2_CFG_ADC1_OP                 .DEFINE  020000H
ADC2_CFG_ADC2_OP                 .DEFINE  040000H
ADC2_CFG_Delay_Go                .DEFINE  0E000000H

_DEFINE_SFR ADC1_H_LEVEL, 040088008H, D
; Bit Declarations for ADC1_H_LEVEL
ADC1_H_LEVEL_REG_H_LEVEL         .DEFINE  0FFFH

_DEFINE_SFR ADC2_H_LEVEL, 04008800CH, D
; Bit Declarations for ADC2_H_LEVEL
ADC2_H_LEVEL_REG_H_LEVEL         .DEFINE  0FFFH

_DEFINE_SFR ADC1_L_LEVEL, 040088010H, D
; Bit Declarations for ADC1_L_LEVEL
ADC1_L_LEVEL_REG_L_LEVEL         .DEFINE  0FFFH

_DEFINE_SFR ADC2_L_LEVEL, 040088014H, D
; Bit Declarations for ADC2_L_LEVEL
ADC2_L_LEVEL_REG_L_LEVEL         .DEFINE  0FFFH

_DEFINE_SFR ADC1_RESULT, 040088018H, D
; Bit Declarations for ADC1_RESULT
ADC1_RESULT_RESULT               .DEFINE  0FFFH
ADC1_RESULT_CHANNEL              .DEFINE  0FFF0000H

_DEFINE_SFR ADC2_RESULT, 04008801CH, D
; Bit Declarations for ADC2_RESULT
ADC2_RESULT_RESULT               .DEFINE  0FFFH
ADC2_RESULT_CHANNEL              .DEFINE  0FFF0000H

_DEFINE_SFR ADC1_STATUS, 040088020H, D
; Bit Declarations for ADC1_STATUS
ADC1_STATUS_Flg_REG_OVERWRITE    .DEFINE  01H
ADC1_STATUS_Flg_REG_AWOIFEN      .DEFINE  02H
ADC1_STATUS_Flg_REG_EOCIF        .DEFINE  04H
ADC1_STATUS_AWOIF_IE             .DEFINE  08H
ADC1_STATUS_ECOIF_IE             .DEFINE  010H

_DEFINE_SFR ADC2_STATUS, 040088024H, D
; Bit Declarations for ADC2_STATUS
ADC2_STATUS_Flg_REG_OVERWRITE    .DEFINE  01H
ADC2_STATUS_Flg_REG_AWOIFEN      .DEFINE  02H
ADC2_STATUS_Flg_REG_EOCIF        .DEFINE  04H
ADC2_STATUS_AWOIF_IE             .DEFINE  08H
ADC2_STATUS_ECOIF_IE             .DEFINE  010H

_DEFINE_SFR ADC1_CHSEL, 040088028H, D
_DEFINE_SFR ADC2_CHSEL, 04008802CH, D
_DEFINE_SFR DAC_CFG, 040090000H, D
; Bit Declarations for DAC_CFG
DAC_CFG_Cfg_M_REF0               .DEFINE  01H
DAC_CFG_Cfg_M_REF1               .DEFINE  02H
DAC_CFG_Cfg_ON_DAC0              .DEFINE  04H
DAC_CFG_Cfg_ON_DAC1              .DEFINE  08H
DAC_CFG_Cfg_SYNC_A               .DEFINE  010H

_DEFINE_SFR DAC1_DATA, 040090004H, D
; Bit Declarations for DAC1_DATA
DAC1_DATA_DAC0DATA               .DEFINE  0FFFH
DAC1_DATA_DAC1DATA               .DEFINE  0FFF0000H

_DEFINE_SFR DAC2_DATA, 040090008H, D
; Bit Declarations for DAC2_DATA
DAC2_DATA_DAC1DATA               .DEFINE  0FFFH
DAC2_DATA_DAC0DATA               .DEFINE  0FFF0000H

_DEFINE_SFR TIM4_CNT, 040098000H, D
; Bit Declarations for TIM4_CNT
TIM4_CNT_CNT                     .DEFINE  0FFFFH

_DEFINE_SFR TIM4_PSG, 040098004H, D
; Bit Declarations for TIM4_PSG
TIM4_PSG_PSG                     .DEFINE  0FFFFH

_DEFINE_SFR TIM4_ARR, 040098008H, D
; Bit Declarations for TIM4_ARR
TIM4_ARR_ARR                     .DEFINE  0FFFFH

_DEFINE_SFR TIM4_CNTRL, 04009800CH, D
; Bit Declarations for TIM4_CNTRL
TIM4_CNTRL_CNT_EN                .DEFINE  01H
TIM4_CNTRL_ARRB_EN               .DEFINE  02H
TIM4_CNTRL_WR_CMPL               .DEFINE  04H
TIM4_CNTRL_DIR                   .DEFINE  08H
TIM4_CNTRL_FDTS                  .DEFINE  030H
TIM4_CNTRL_CNT_MODE              .DEFINE  0C0H
TIM4_CNTRL_EVENT_SEL             .DEFINE  0F00H

_DEFINE_SFR TIM4_CCR1, 040098010H, D
; Bit Declarations for TIM4_CCR1
TIM4_CCR1_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM4_CCR2, 040098014H, D
; Bit Declarations for TIM4_CCR2
TIM4_CCR2_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM4_CCR3, 040098018H, D
; Bit Declarations for TIM4_CCR3
TIM4_CCR3_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM4_CCR4, 04009801CH, D
; Bit Declarations for TIM4_CCR4
TIM4_CCR4_CCR                    .DEFINE  0FFFFH

_DEFINE_SFR TIM4_CH1_CNTRL, 040098020H, D
; Bit Declarations for TIM4_CH1_CNTRL
TIM4_CH1_CNTRL_CHFLTR            .DEFINE  0FH
TIM4_CH1_CNTRL_CHSEL             .DEFINE  030H
TIM4_CH1_CNTRL_CHPSC             .DEFINE  0C0H
TIM4_CH1_CNTRL_OCCE              .DEFINE  0100H
TIM4_CH1_CNTRL_OCCM              .DEFINE  0E00H
TIM4_CH1_CNTRL_BRKEN             .DEFINE  01000H
TIM4_CH1_CNTRL_ETREN             .DEFINE  02000H
TIM4_CH1_CNTRL_WR_CMPL           .DEFINE  04000H
TIM4_CH1_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM4_CH2_CNTRL, 040098024H, D
; Bit Declarations for TIM4_CH2_CNTRL
TIM4_CH2_CNTRL_CHFLTR            .DEFINE  0FH
TIM4_CH2_CNTRL_CHSEL             .DEFINE  030H
TIM4_CH2_CNTRL_CHPSC             .DEFINE  0C0H
TIM4_CH2_CNTRL_OCCE              .DEFINE  0100H
TIM4_CH2_CNTRL_OCCM              .DEFINE  0E00H
TIM4_CH2_CNTRL_BRKEN             .DEFINE  01000H
TIM4_CH2_CNTRL_ETREN             .DEFINE  02000H
TIM4_CH2_CNTRL_WR_CMPL           .DEFINE  04000H
TIM4_CH2_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM4_CH3_CNTRL, 040098028H, D
; Bit Declarations for TIM4_CH3_CNTRL
TIM4_CH3_CNTRL_CHFLTR            .DEFINE  0FH
TIM4_CH3_CNTRL_CHSEL             .DEFINE  030H
TIM4_CH3_CNTRL_CHPSC             .DEFINE  0C0H
TIM4_CH3_CNTRL_OCCE              .DEFINE  0100H
TIM4_CH3_CNTRL_OCCM              .DEFINE  0E00H
TIM4_CH3_CNTRL_BRKEN             .DEFINE  01000H
TIM4_CH3_CNTRL_ETREN             .DEFINE  02000H
TIM4_CH3_CNTRL_WR_CMPL           .DEFINE  04000H
TIM4_CH3_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM4_CH4_CNTRL, 04009802CH, D
; Bit Declarations for TIM4_CH4_CNTRL
TIM4_CH4_CNTRL_CHFLTR            .DEFINE  0FH
TIM4_CH4_CNTRL_CHSEL             .DEFINE  030H
TIM4_CH4_CNTRL_CHPSC             .DEFINE  0C0H
TIM4_CH4_CNTRL_OCCE              .DEFINE  0100H
TIM4_CH4_CNTRL_OCCM              .DEFINE  0E00H
TIM4_CH4_CNTRL_BRKEN             .DEFINE  01000H
TIM4_CH4_CNTRL_ETREN             .DEFINE  02000H
TIM4_CH4_CNTRL_WR_CMPL           .DEFINE  04000H
TIM4_CH4_CNTRL_CAP_nPWM          .DEFINE  08000H

_DEFINE_SFR TIM4_CH1_CNTRL1, 040098030H, D
; Bit Declarations for TIM4_CH1_CNTRL1
TIM4_CH1_CNTRL1_SELOE            .DEFINE  03H
TIM4_CH1_CNTRL1_SELO             .DEFINE  0CH
TIM4_CH1_CNTRL1_INV              .DEFINE  010H
TIM4_CH1_CNTRL1_NSELOE           .DEFINE  0300H
TIM4_CH1_CNTRL1_NSELO            .DEFINE  0C00H
TIM4_CH1_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM4_CH2_CNTRL1, 040098034H, D
; Bit Declarations for TIM4_CH2_CNTRL1
TIM4_CH2_CNTRL1_SELOE            .DEFINE  03H
TIM4_CH2_CNTRL1_SELO             .DEFINE  0CH
TIM4_CH2_CNTRL1_INV              .DEFINE  010H
TIM4_CH2_CNTRL1_NSELOE           .DEFINE  0300H
TIM4_CH2_CNTRL1_NSELO            .DEFINE  0C00H
TIM4_CH2_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM4_CH3_CNTRL1, 040098038H, D
; Bit Declarations for TIM4_CH3_CNTRL1
TIM4_CH3_CNTRL1_SELOE            .DEFINE  03H
TIM4_CH3_CNTRL1_SELO             .DEFINE  0CH
TIM4_CH3_CNTRL1_INV              .DEFINE  010H
TIM4_CH3_CNTRL1_NSELOE           .DEFINE  0300H
TIM4_CH3_CNTRL1_NSELO            .DEFINE  0C00H
TIM4_CH3_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM4_CH4_CNTRL1, 04009803CH, D
; Bit Declarations for TIM4_CH4_CNTRL1
TIM4_CH4_CNTRL1_SELOE            .DEFINE  03H
TIM4_CH4_CNTRL1_SELO             .DEFINE  0CH
TIM4_CH4_CNTRL1_INV              .DEFINE  010H
TIM4_CH4_CNTRL1_NSELOE           .DEFINE  0300H
TIM4_CH4_CNTRL1_NSELO            .DEFINE  0C00H
TIM4_CH4_CNTRL1_NINV             .DEFINE  01000H

_DEFINE_SFR TIM4_CH1_DTG, 040098040H, D
; Bit Declarations for TIM4_CH1_DTG
TIM4_CH1_DTG_DTGx                .DEFINE  0FH
TIM4_CH1_DTG_EDTS                .DEFINE  010H
TIM4_CH1_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM4_CH2_DTG, 040098044H, D
; Bit Declarations for TIM4_CH2_DTG
TIM4_CH2_DTG_DTGx                .DEFINE  0FH
TIM4_CH2_DTG_EDTS                .DEFINE  010H
TIM4_CH2_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM4_CH3_DTG, 040098048H, D
; Bit Declarations for TIM4_CH3_DTG
TIM4_CH3_DTG_DTGx                .DEFINE  0FH
TIM4_CH3_DTG_EDTS                .DEFINE  010H
TIM4_CH3_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM4_CH4_DTG, 04009804CH, D
; Bit Declarations for TIM4_CH4_DTG
TIM4_CH4_DTG_DTGx                .DEFINE  0FH
TIM4_CH4_DTG_EDTS                .DEFINE  010H
TIM4_CH4_DTG_DTG                 .DEFINE  0FF00H

_DEFINE_SFR TIM4_BRKETR_CNTRL, 040098050H, D
; Bit Declarations for TIM4_BRKETR_CNTRL
TIM4_BRKETR_CNTRL_BRK_INV        .DEFINE  01H
TIM4_BRKETR_CNTRL_ETR_INV        .DEFINE  02H
TIM4_BRKETR_CNTRL_ETR_PSC        .DEFINE  0CH
TIM4_BRKETR_CNTRL_ETR_FILTER     .DEFINE  0F0H

_DEFINE_SFR TIM4_STATUS, 040098054H, D
; Bit Declarations for TIM4_STATUS
TIM4_STATUS_CNT_ZERO_EVENT       .DEFINE  01H
TIM4_STATUS_CNT_ARR_EVENT        .DEFINE  02H
TIM4_STATUS_ETR_RE_EVENT         .DEFINE  04H
TIM4_STATUS_ETR_FE_EVENT         .DEFINE  08H
TIM4_STATUS_BRK_EVENT            .DEFINE  010H
TIM4_STATUS_CCR_CAP_EVENT        .DEFINE  01E0H
TIM4_STATUS_CCR_REF_EVENT        .DEFINE  01E00H
TIM4_STATUS_CCR1_CAP_EVENT       .DEFINE  01E000H

_DEFINE_SFR TIM4_IE, 040098058H, D
; Bit Declarations for TIM4_IE
TIM4_IE_CNT_ZERO_EVENT_IE        .DEFINE  01H
TIM4_IE_CNT_ARR_EVENT_IE         .DEFINE  02H
TIM4_IE_ETR_RE_EVENT_IE          .DEFINE  04H
TIM4_IE_ETR_FE_EVENT_IE          .DEFINE  08H
TIM4_IE_BRK_EVENT_IE             .DEFINE  010H
TIM4_IE_CCR_CAP_EVENT_IE         .DEFINE  01E0H
TIM4_IE_CCR_REF_EVENT_IE         .DEFINE  01E00H

_DEFINE_SFR TIM4_DMA_RE, 04009805CH, D
; Bit Declarations for TIM4_DMA_RE
TIM4_DMA_RE_CNT_ZERO_EVENT_RE    .DEFINE  01H
TIM4_DMA_RE_CNT_ARR_EVENT_RE     .DEFINE  02H
TIM4_DMA_RE_ETR_RE_EVENT_RE      .DEFINE  04H
TIM4_DMA_RE_ETR_FE_EVENT_RE      .DEFINE  08H
TIM4_DMA_RE_BRK_EVENT_RE         .DEFINE  010H
TIM4_DMA_RE_CCR_CAP_EVENT_RE     .DEFINE  01E0H
TIM4_DMA_RE_CCR_REF_EVENT_RE     .DEFINE  01E00H

_DEFINE_SFR TIM4_CH1_CNTRL2, 040098060H, D
; Bit Declarations for TIM4_CH1_CNTRL2
TIM4_CH1_CNTRL2_CHSEL1           .DEFINE  03H
TIM4_CH1_CNTRL2_CCR1_EN          .DEFINE  04H
TIM4_CH1_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM4_CH2_CNTRL2, 040098064H, D
; Bit Declarations for TIM4_CH2_CNTRL2
TIM4_CH2_CNTRL2_CHSEL1           .DEFINE  03H
TIM4_CH2_CNTRL2_CCR1_EN          .DEFINE  04H
TIM4_CH2_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM4_CH3_CNTRL2, 040098068H, D
; Bit Declarations for TIM4_CH3_CNTRL2
TIM4_CH3_CNTRL2_CHSEL1           .DEFINE  03H
TIM4_CH3_CNTRL2_CCR1_EN          .DEFINE  04H
TIM4_CH3_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM4_CH4_CNTRL2, 04009806CH, D
; Bit Declarations for TIM4_CH4_CNTRL2
TIM4_CH4_CNTRL2_CHSEL1           .DEFINE  03H
TIM4_CH4_CNTRL2_CCR1_EN          .DEFINE  04H
TIM4_CH4_CNTRL2_CCRRLD           .DEFINE  08H

_DEFINE_SFR TIM4_CCR11, 040098070H, D
; Bit Declarations for TIM4_CCR11
TIM4_CCR11_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM4_CCR21, 040098074H, D
; Bit Declarations for TIM4_CCR21
TIM4_CCR21_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM4_CCR31, 040098078H, D
; Bit Declarations for TIM4_CCR31
TIM4_CCR31_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR TIM4_CCR41, 04009807CH, D
; Bit Declarations for TIM4_CCR41
TIM4_CCR41_CCR                   .DEFINE  0FFFFH

_DEFINE_SFR SSP2_CR0, 0400A0000H, D
; Bit Declarations for SSP2_CR0
SSP2_CR0_DSS                     .DEFINE  0FH
SSP2_CR0_FRF                     .DEFINE  030H
SSP2_CR0_SPO                     .DEFINE  040H
SSP2_CR0_SPH                     .DEFINE  080H
SSP2_CR0_SCR                     .DEFINE  0FF00H

_DEFINE_SFR SSP2_CR1, 0400A0004H, D
; Bit Declarations for SSP2_CR1
SSP2_CR1_LBM                     .DEFINE  01H
SSP2_CR1_SSE                     .DEFINE  02H
SSP2_CR1_MS                      .DEFINE  04H
SSP2_CR1_SOD                     .DEFINE  08H

_DEFINE_SFR SSP2_DR, 0400A0008H, D
; Bit Declarations for SSP2_DR
SSP2_DR_DATA                     .DEFINE  0FFFFH

_DEFINE_SFR SSP2_SR, 0400A000CH, D
; Bit Declarations for SSP2_SR
SSP2_SR_TFE                      .DEFINE  01H
SSP2_SR_TNF                      .DEFINE  02H
SSP2_SR_RNE                      .DEFINE  04H
SSP2_SR_RFF                      .DEFINE  08H
SSP2_SR_BSY                      .DEFINE  010H

_DEFINE_SFR SSP2_CPSR, 0400A0010H, D
; Bit Declarations for SSP2_CPSR
SSP2_CPSR_CPSDVSR                .DEFINE  0FFH

_DEFINE_SFR SSP2_IMSC, 0400A0014H, D
; Bit Declarations for SSP2_IMSC
SSP2_IMSC_RORIM                  .DEFINE  01H
SSP2_IMSC_RTIM                   .DEFINE  02H
SSP2_IMSC_RXIM                   .DEFINE  04H
SSP2_IMSC_TXIM                   .DEFINE  08H

_DEFINE_SFR SSP2_RIS, 0400A0018H, D
; Bit Declarations for SSP2_RIS
SSP2_RIS_RORRIS                  .DEFINE  01H
SSP2_RIS_RTRIS                   .DEFINE  02H
SSP2_RIS_RXRIS                   .DEFINE  04H
SSP2_RIS_TXRIS                   .DEFINE  08H

_DEFINE_SFR SSP2_MIS, 0400A001CH, D
; Bit Declarations for SSP2_MIS
SSP2_MIS_RORMIS                  .DEFINE  01H
SSP2_MIS_RTMIS                   .DEFINE  02H
SSP2_MIS_RXMIS                   .DEFINE  04H
SSP2_MIS_TXMIS                   .DEFINE  08H

_DEFINE_SFR SSP2_ICR, 0400A0020H, D
; Bit Declarations for SSP2_ICR
SSP2_ICR_RORIC                   .DEFINE  01H
SSP2_ICR_RTIC                    .DEFINE  02H

_DEFINE_SFR SSP2_DMACR, 0400A0024H, D
; Bit Declarations for SSP2_DMACR
SSP2_DMACR_RXDMAE                .DEFINE  01H
SSP2_DMACR_TXDMAE                .DEFINE  02H

_DEFINE_SFR PORTA_RXTX, 0400A8000H, D
; Bit Declarations for PORTA_RXTX
PORTA_RXTX_RXTX                  .DEFINE  0FFFFH

_DEFINE_SFR PORTA_OE, 0400A8004H, D
; Bit Declarations for PORTA_OE
PORTA_OE_OE                      .DEFINE  0FFFFH

_DEFINE_SFR PORTA_FUNC, 0400A8008H, D
; Bit Declarations for PORTA_FUNC
PORTA_FUNC_MODE0                 .DEFINE  03H
PORTA_FUNC_MODE1                 .DEFINE  0CH
PORTA_FUNC_MODE2                 .DEFINE  030H
PORTA_FUNC_MODE3                 .DEFINE  0C0H
PORTA_FUNC_MODE4                 .DEFINE  0300H
PORTA_FUNC_MODE5                 .DEFINE  0C00H
PORTA_FUNC_MODE6                 .DEFINE  03000H
PORTA_FUNC_MODE7                 .DEFINE  0C000H
PORTA_FUNC_MODE8                 .DEFINE  030000H
PORTA_FUNC_MODE9                 .DEFINE  0C0000H
PORTA_FUNC_MODE10                .DEFINE  0300000H
PORTA_FUNC_MODE11                .DEFINE  0C00000H
PORTA_FUNC_MODE12                .DEFINE  03000000H
PORTA_FUNC_MODE13                .DEFINE  0C000000H
PORTA_FUNC_MODE14                .DEFINE  030000000H
PORTA_FUNC_MODE15                .DEFINE  0C0000000H

_DEFINE_SFR PORTA_ANALOG, 0400A800CH, D
; Bit Declarations for PORTA_ANALOG
PORTA_ANALOG_ANALOG_EN           .DEFINE  0FFFFH

_DEFINE_SFR PORTA_PULL, 0400A8010H, D
; Bit Declarations for PORTA_PULL
PORTA_PULL_PULL_DOWN             .DEFINE  0FFFFH
PORTA_PULL_PULL_UP               .DEFINE  0FFFF0000H

_DEFINE_SFR PORTA_PD, 0400A8014H, D
; Bit Declarations for PORTA_PD
PORTA_PD_PD                      .DEFINE  0FFFFH
PORTA_PD_SHM                     .DEFINE  0FFFF0000H

_DEFINE_SFR PORTA_PWR, 0400A8018H, D
; Bit Declarations for PORTA_PWR
PORTA_PWR_PWR0                   .DEFINE  03H
PORTA_PWR_PWR1                   .DEFINE  0CH
PORTA_PWR_PWR2                   .DEFINE  030H
PORTA_PWR_PWR3                   .DEFINE  0C0H
PORTA_PWR_PWR4                   .DEFINE  0300H
PORTA_PWR_PWR5                   .DEFINE  0C00H
PORTA_PWR_PWR6                   .DEFINE  03000H
PORTA_PWR_PWR7                   .DEFINE  0C000H
PORTA_PWR_PWR8                   .DEFINE  030000H
PORTA_PWR_PWR9                   .DEFINE  0C0000H
PORTA_PWR_PWR10                  .DEFINE  0300000H
PORTA_PWR_PWR11                  .DEFINE  0C00000H
PORTA_PWR_PWR12                  .DEFINE  03000000H
PORTA_PWR_PWR13                  .DEFINE  0C000000H
PORTA_PWR_PWR14                  .DEFINE  030000000H
PORTA_PWR_PWR15                  .DEFINE  0C0000000H

_DEFINE_SFR PORTA_GFEN, 0400A801CH, D
; Bit Declarations for PORTA_GFEN
PORTA_GFEN_GFEN                  .DEFINE  0FFFFH

_DEFINE_SFR PORTB_RXTX, 0400B0000H, D
; Bit Declarations for PORTB_RXTX
PORTB_RXTX_RXTX                  .DEFINE  0FFFFH

_DEFINE_SFR PORTB_OE, 0400B0004H, D
; Bit Declarations for PORTB_OE
PORTB_OE_OE                      .DEFINE  0FFFFH

_DEFINE_SFR PORTB_FUNC, 0400B0008H, D
; Bit Declarations for PORTB_FUNC
PORTB_FUNC_MODE0                 .DEFINE  03H
PORTB_FUNC_MODE1                 .DEFINE  0CH
PORTB_FUNC_MODE2                 .DEFINE  030H
PORTB_FUNC_MODE3                 .DEFINE  0C0H
PORTB_FUNC_MODE4                 .DEFINE  0300H
PORTB_FUNC_MODE5                 .DEFINE  0C00H
PORTB_FUNC_MODE6                 .DEFINE  03000H
PORTB_FUNC_MODE7                 .DEFINE  0C000H
PORTB_FUNC_MODE8                 .DEFINE  030000H
PORTB_FUNC_MODE9                 .DEFINE  0C0000H
PORTB_FUNC_MODE10                .DEFINE  0300000H
PORTB_FUNC_MODE11                .DEFINE  0C00000H
PORTB_FUNC_MODE12                .DEFINE  03000000H
PORTB_FUNC_MODE13                .DEFINE  0C000000H
PORTB_FUNC_MODE14                .DEFINE  030000000H
PORTB_FUNC_MODE15                .DEFINE  0C0000000H

_DEFINE_SFR PORTB_ANALOG, 0400B000CH, D
; Bit Declarations for PORTB_ANALOG
PORTB_ANALOG_ANALOG_EN           .DEFINE  0FFFFH

_DEFINE_SFR PORTB_PULL, 0400B0010H, D
; Bit Declarations for PORTB_PULL
PORTB_PULL_PULL_DOWN             .DEFINE  0FFFFH
PORTB_PULL_PULL_UP               .DEFINE  0FFFF0000H

_DEFINE_SFR PORTB_PD, 0400B0014H, D
; Bit Declarations for PORTB_PD
PORTB_PD_PD                      .DEFINE  0FFFFH
PORTB_PD_SHM                     .DEFINE  0FFFF0000H

_DEFINE_SFR PORTB_PWR, 0400B0018H, D
; Bit Declarations for PORTB_PWR
PORTB_PWR_PWR0                   .DEFINE  03H
PORTB_PWR_PWR1                   .DEFINE  0CH
PORTB_PWR_PWR2                   .DEFINE  030H
PORTB_PWR_PWR3                   .DEFINE  0C0H
PORTB_PWR_PWR4                   .DEFINE  0300H
PORTB_PWR_PWR5                   .DEFINE  0C00H
PORTB_PWR_PWR6                   .DEFINE  03000H
PORTB_PWR_PWR7                   .DEFINE  0C000H
PORTB_PWR_PWR8                   .DEFINE  030000H
PORTB_PWR_PWR9                   .DEFINE  0C0000H
PORTB_PWR_PWR10                  .DEFINE  0300000H
PORTB_PWR_PWR11                  .DEFINE  0C00000H
PORTB_PWR_PWR12                  .DEFINE  03000000H
PORTB_PWR_PWR13                  .DEFINE  0C000000H
PORTB_PWR_PWR14                  .DEFINE  030000000H
PORTB_PWR_PWR15                  .DEFINE  0C0000000H

_DEFINE_SFR PORTB_GFEN, 0400B001CH, D
; Bit Declarations for PORTB_GFEN
PORTB_GFEN_GFEN                  .DEFINE  0FFFFH

_DEFINE_SFR PORTC_RXTX, 0400B8000H, D
; Bit Declarations for PORTC_RXTX
PORTC_RXTX_RXTX                  .DEFINE  0FFFFH

_DEFINE_SFR PORTC_OE, 0400B8004H, D
; Bit Declarations for PORTC_OE
PORTC_OE_OE                      .DEFINE  0FFFFH

_DEFINE_SFR PORTC_FUNC, 0400B8008H, D
; Bit Declarations for PORTC_FUNC
PORTC_FUNC_MODE0                 .DEFINE  03H
PORTC_FUNC_MODE1                 .DEFINE  0CH
PORTC_FUNC_MODE2                 .DEFINE  030H
PORTC_FUNC_MODE3                 .DEFINE  0C0H
PORTC_FUNC_MODE4                 .DEFINE  0300H
PORTC_FUNC_MODE5                 .DEFINE  0C00H
PORTC_FUNC_MODE6                 .DEFINE  03000H
PORTC_FUNC_MODE7                 .DEFINE  0C000H
PORTC_FUNC_MODE8                 .DEFINE  030000H
PORTC_FUNC_MODE9                 .DEFINE  0C0000H
PORTC_FUNC_MODE10                .DEFINE  0300000H
PORTC_FUNC_MODE11                .DEFINE  0C00000H
PORTC_FUNC_MODE12                .DEFINE  03000000H
PORTC_FUNC_MODE13                .DEFINE  0C000000H
PORTC_FUNC_MODE14                .DEFINE  030000000H
PORTC_FUNC_MODE15                .DEFINE  0C0000000H

_DEFINE_SFR PORTC_ANALOG, 0400B800CH, D
; Bit Declarations for PORTC_ANALOG
PORTC_ANALOG_ANALOG_EN           .DEFINE  0FFFFH

_DEFINE_SFR PORTC_PULL, 0400B8010H, D
; Bit Declarations for PORTC_PULL
PORTC_PULL_PULL_DOWN             .DEFINE  0FFFFH
PORTC_PULL_PULL_UP               .DEFINE  0FFFF0000H

_DEFINE_SFR PORTC_PD, 0400B8014H, D
; Bit Declarations for PORTC_PD
PORTC_PD_PD                      .DEFINE  0FFFFH
PORTC_PD_SHM                     .DEFINE  0FFFF0000H

_DEFINE_SFR PORTC_PWR, 0400B8018H, D
; Bit Declarations for PORTC_PWR
PORTC_PWR_PWR0                   .DEFINE  03H
PORTC_PWR_PWR1                   .DEFINE  0CH
PORTC_PWR_PWR2                   .DEFINE  030H
PORTC_PWR_PWR3                   .DEFINE  0C0H
PORTC_PWR_PWR4                   .DEFINE  0300H
PORTC_PWR_PWR5                   .DEFINE  0C00H
PORTC_PWR_PWR6                   .DEFINE  03000H
PORTC_PWR_PWR7                   .DEFINE  0C000H
PORTC_PWR_PWR8                   .DEFINE  030000H
PORTC_PWR_PWR9                   .DEFINE  0C0000H
PORTC_PWR_PWR10                  .DEFINE  0300000H
PORTC_PWR_PWR11                  .DEFINE  0C00000H
PORTC_PWR_PWR12                  .DEFINE  03000000H
PORTC_PWR_PWR13                  .DEFINE  0C000000H
PORTC_PWR_PWR14                  .DEFINE  030000000H
PORTC_PWR_PWR15                  .DEFINE  0C0000000H

_DEFINE_SFR PORTC_GFEN, 0400B801CH, D
; Bit Declarations for PORTC_GFEN
PORTC_GFEN_GFEN                  .DEFINE  0FFFFH

_DEFINE_SFR PORTD_RXTX, 0400C0000H, D
; Bit Declarations for PORTD_RXTX
PORTD_RXTX_RXTX                  .DEFINE  0FFFFH

_DEFINE_SFR PORTD_OE, 0400C0004H, D
; Bit Declarations for PORTD_OE
PORTD_OE_OE                      .DEFINE  0FFFFH

_DEFINE_SFR PORTD_FUNC, 0400C0008H, D
; Bit Declarations for PORTD_FUNC
PORTD_FUNC_MODE0                 .DEFINE  03H
PORTD_FUNC_MODE1                 .DEFINE  0CH
PORTD_FUNC_MODE2                 .DEFINE  030H
PORTD_FUNC_MODE3                 .DEFINE  0C0H
PORTD_FUNC_MODE4                 .DEFINE  0300H
PORTD_FUNC_MODE5                 .DEFINE  0C00H
PORTD_FUNC_MODE6                 .DEFINE  03000H
PORTD_FUNC_MODE7                 .DEFINE  0C000H
PORTD_FUNC_MODE8                 .DEFINE  030000H
PORTD_FUNC_MODE9                 .DEFINE  0C0000H
PORTD_FUNC_MODE10                .DEFINE  0300000H
PORTD_FUNC_MODE11                .DEFINE  0C00000H
PORTD_FUNC_MODE12                .DEFINE  03000000H
PORTD_FUNC_MODE13                .DEFINE  0C000000H
PORTD_FUNC_MODE14                .DEFINE  030000000H
PORTD_FUNC_MODE15                .DEFINE  0C0000000H

_DEFINE_SFR PORTD_ANALOG, 0400C000CH, D
; Bit Declarations for PORTD_ANALOG
PORTD_ANALOG_ANALOG_EN           .DEFINE  0FFFFH

_DEFINE_SFR PORTD_PULL, 0400C0010H, D
; Bit Declarations for PORTD_PULL
PORTD_PULL_PULL_DOWN             .DEFINE  0FFFFH
PORTD_PULL_PULL_UP               .DEFINE  0FFFF0000H

_DEFINE_SFR PORTD_PD, 0400C0014H, D
; Bit Declarations for PORTD_PD
PORTD_PD_PD                      .DEFINE  0FFFFH
PORTD_PD_SHM                     .DEFINE  0FFFF0000H

_DEFINE_SFR PORTD_PWR, 0400C0018H, D
; Bit Declarations for PORTD_PWR
PORTD_PWR_PWR0                   .DEFINE  03H
PORTD_PWR_PWR1                   .DEFINE  0CH
PORTD_PWR_PWR2                   .DEFINE  030H
PORTD_PWR_PWR3                   .DEFINE  0C0H
PORTD_PWR_PWR4                   .DEFINE  0300H
PORTD_PWR_PWR5                   .DEFINE  0C00H
PORTD_PWR_PWR6                   .DEFINE  03000H
PORTD_PWR_PWR7                   .DEFINE  0C000H
PORTD_PWR_PWR8                   .DEFINE  030000H
PORTD_PWR_PWR9                   .DEFINE  0C0000H
PORTD_PWR_PWR10                  .DEFINE  0300000H
PORTD_PWR_PWR11                  .DEFINE  0C00000H
PORTD_PWR_PWR12                  .DEFINE  03000000H
PORTD_PWR_PWR13                  .DEFINE  0C000000H
PORTD_PWR_PWR14                  .DEFINE  030000000H
PORTD_PWR_PWR15                  .DEFINE  0C0000000H

_DEFINE_SFR PORTD_GFEN, 0400C001CH, D
; Bit Declarations for PORTD_GFEN
PORTD_GFEN_GFEN                  .DEFINE  0FFFFH

_DEFINE_SFR PORTE_RXTX, 0400C8000H, D
; Bit Declarations for PORTE_RXTX
PORTE_RXTX_RXTX                  .DEFINE  0FFFFH

_DEFINE_SFR PORTE_OE, 0400C8004H, D
; Bit Declarations for PORTE_OE
PORTE_OE_OE                      .DEFINE  0FFFFH

_DEFINE_SFR PORTE_FUNC, 0400C8008H, D
; Bit Declarations for PORTE_FUNC
PORTE_FUNC_MODE0                 .DEFINE  03H
PORTE_FUNC_MODE1                 .DEFINE  0CH
PORTE_FUNC_MODE2                 .DEFINE  030H
PORTE_FUNC_MODE3                 .DEFINE  0C0H
PORTE_FUNC_MODE4                 .DEFINE  0300H
PORTE_FUNC_MODE5                 .DEFINE  0C00H
PORTE_FUNC_MODE6                 .DEFINE  03000H
PORTE_FUNC_MODE7                 .DEFINE  0C000H
PORTE_FUNC_MODE8                 .DEFINE  030000H
PORTE_FUNC_MODE9                 .DEFINE  0C0000H
PORTE_FUNC_MODE10                .DEFINE  0300000H
PORTE_FUNC_MODE11                .DEFINE  0C00000H
PORTE_FUNC_MODE12                .DEFINE  03000000H
PORTE_FUNC_MODE13                .DEFINE  0C000000H
PORTE_FUNC_MODE14                .DEFINE  030000000H
PORTE_FUNC_MODE15                .DEFINE  0C0000000H

_DEFINE_SFR PORTE_ANALOG, 0400C800CH, D
; Bit Declarations for PORTE_ANALOG
PORTE_ANALOG_ANALOG_EN           .DEFINE  0FFFFH

_DEFINE_SFR PORTE_PULL, 0400C8010H, D
; Bit Declarations for PORTE_PULL
PORTE_PULL_PULL_DOWN             .DEFINE  0FFFFH
PORTE_PULL_PULL_UP               .DEFINE  0FFFF0000H

_DEFINE_SFR PORTE_PD, 0400C8014H, D
; Bit Declarations for PORTE_PD
PORTE_PD_PD                      .DEFINE  0FFFFH
PORTE_PD_SHM                     .DEFINE  0FFFF0000H

_DEFINE_SFR PORTE_PWR, 0400C8018H, D
; Bit Declarations for PORTE_PWR
PORTE_PWR_PWR0                   .DEFINE  03H
PORTE_PWR_PWR1                   .DEFINE  0CH
PORTE_PWR_PWR2                   .DEFINE  030H
PORTE_PWR_PWR3                   .DEFINE  0C0H
PORTE_PWR_PWR4                   .DEFINE  0300H
PORTE_PWR_PWR5                   .DEFINE  0C00H
PORTE_PWR_PWR6                   .DEFINE  03000H
PORTE_PWR_PWR7                   .DEFINE  0C000H
PORTE_PWR_PWR8                   .DEFINE  030000H
PORTE_PWR_PWR9                   .DEFINE  0C0000H
PORTE_PWR_PWR10                  .DEFINE  0300000H
PORTE_PWR_PWR11                  .DEFINE  0C00000H
PORTE_PWR_PWR12                  .DEFINE  03000000H
PORTE_PWR_PWR13                  .DEFINE  0C000000H
PORTE_PWR_PWR14                  .DEFINE  030000000H
PORTE_PWR_PWR15                  .DEFINE  0C0000000H

_DEFINE_SFR PORTE_GFEN, 0400C801CH, D
; Bit Declarations for PORTE_GFEN
PORTE_GFEN_GFEN                  .DEFINE  0FFFFH

_DEFINE_SFR ARINCR_CONTROL1, 0400D0000H, D
; Bit Declarations for ARINCR_CONTROL1
ARINCR_CONTROL1_CH_EN1           .DEFINE  01H
ARINCR_CONTROL1_CH_EN2           .DEFINE  02H
ARINCR_CONTROL1_CH_EN3           .DEFINE  04H
ARINCR_CONTROL1_CH_EN4           .DEFINE  08H
ARINCR_CONTROL1_CH_EN5           .DEFINE  010H
ARINCR_CONTROL1_CH_EN6           .DEFINE  020H
ARINCR_CONTROL1_CH_EN7           .DEFINE  040H
ARINCR_CONTROL1_CH_EN8           .DEFINE  080H
ARINCR_CONTROL1_CLK1             .DEFINE  04000H
ARINCR_CONTROL1_CLK2             .DEFINE  08000H
ARINCR_CONTROL1_CLK3             .DEFINE  010000H
ARINCR_CONTROL1_CLK4             .DEFINE  020000H
ARINCR_CONTROL1_CLK5             .DEFINE  040000H
ARINCR_CONTROL1_CLK6             .DEFINE  080000H
ARINCR_CONTROL1_CLK7             .DEFINE  0100000H
ARINCR_CONTROL1_CLK8             .DEFINE  0200000H
ARINCR_CONTROL1_DIV              .DEFINE  0F0000000H

_DEFINE_SFR ARINCR_CONTROL2, 0400D0004H, D
; Bit Declarations for ARINCR_CONTROL2
ARINCR_CONTROL2_DIV              .DEFINE  07H
ARINCR_CONTROL2_LB_EN1           .DEFINE  08H
ARINCR_CONTROL2_LB_EN2           .DEFINE  010H
ARINCR_CONTROL2_LB_EN3           .DEFINE  020H
ARINCR_CONTROL2_LB_EN4           .DEFINE  040H
ARINCR_CONTROL2_LB_EN5           .DEFINE  080H
ARINCR_CONTROL2_LB_EN6           .DEFINE  0100H
ARINCR_CONTROL2_LB_EN7           .DEFINE  0200H
ARINCR_CONTROL2_LB_EN8           .DEFINE  0400H
ARINCR_CONTROL2_SD_EN1           .DEFINE  020000H
ARINCR_CONTROL2_SD_EN2           .DEFINE  040000H
ARINCR_CONTROL2_SD_EN3           .DEFINE  080000H
ARINCR_CONTROL2_SD_EN4           .DEFINE  0100000H
ARINCR_CONTROL2_SD_EN5           .DEFINE  0200000H
ARINCR_CONTROL2_SD_EN6           .DEFINE  0400000H
ARINCR_CONTROL2_SD_EN7           .DEFINE  0800000H
ARINCR_CONTROL2_SD_EN8           .DEFINE  01000000H

_DEFINE_SFR ARINCR_CONTROL3, 0400D0008H, D
; Bit Declarations for ARINCR_CONTROL3
ARINCR_CONTROL3_SDI1_1           .DEFINE  01H
ARINCR_CONTROL3_SDI1_2           .DEFINE  02H
ARINCR_CONTROL3_SDI1_3           .DEFINE  04H
ARINCR_CONTROL3_SDI1_4           .DEFINE  08H
ARINCR_CONTROL3_SDI1_5           .DEFINE  010H
ARINCR_CONTROL3_SDI1_6           .DEFINE  020H
ARINCR_CONTROL3_SDI1_7           .DEFINE  040H
ARINCR_CONTROL3_SDI1_8           .DEFINE  080H
ARINCR_CONTROL3_SDI2_1           .DEFINE  04000H
ARINCR_CONTROL3_SDI2_2           .DEFINE  08000H
ARINCR_CONTROL3_SDI2_3           .DEFINE  010000H
ARINCR_CONTROL3_SDI2_4           .DEFINE  020000H
ARINCR_CONTROL3_SDI2_5           .DEFINE  040000H
ARINCR_CONTROL3_SDI2_6           .DEFINE  080000H
ARINCR_CONTROL3_SDI2_7           .DEFINE  0100000H
ARINCR_CONTROL3_SDI2_8           .DEFINE  0200000H
ARINCR_CONTROL3_INTEDR           .DEFINE  010000000H
ARINCR_CONTROL3_INTEER           .DEFINE  020000000H
ARINCR_CONTROL3_INTEFF           .DEFINE  040000000H
ARINCR_CONTROL3_INTEHF           .DEFINE  080000000H

_DEFINE_SFR ARINCR_STATUS1, 0400D000CH, D
; Bit Declarations for ARINCR_STATUS1
ARINCR_STATUS1_DR1               .DEFINE  01H
ARINCR_STATUS1_DR2               .DEFINE  02H
ARINCR_STATUS1_DR3               .DEFINE  04H
ARINCR_STATUS1_DR4               .DEFINE  08H
ARINCR_STATUS1_DR5               .DEFINE  010H
ARINCR_STATUS1_DR6               .DEFINE  020H
ARINCR_STATUS1_DR7               .DEFINE  040H
ARINCR_STATUS1_DR8               .DEFINE  080H
ARINCR_STATUS1_ERR1              .DEFINE  04000H
ARINCR_STATUS1_ERR2              .DEFINE  08000H
ARINCR_STATUS1_ERR3              .DEFINE  010000H
ARINCR_STATUS1_ERR4              .DEFINE  020000H
ARINCR_STATUS1_ERR5              .DEFINE  040000H
ARINCR_STATUS1_ERR6              .DEFINE  080000H
ARINCR_STATUS1_ERR7              .DEFINE  0100000H
ARINCR_STATUS1_ERR8              .DEFINE  0200000H

_DEFINE_SFR ARINCR_STATUS2, 0400D0010H, D
; Bit Declarations for ARINCR_STATUS2
ARINCR_STATUS2_FF1               .DEFINE  01H
ARINCR_STATUS2_FF2               .DEFINE  02H
ARINCR_STATUS2_FF3               .DEFINE  04H
ARINCR_STATUS2_FF4               .DEFINE  08H
ARINCR_STATUS2_FF5               .DEFINE  010H
ARINCR_STATUS2_FF6               .DEFINE  020H
ARINCR_STATUS2_FF7               .DEFINE  040H
ARINCR_STATUS2_FF8               .DEFINE  080H
ARINCR_STATUS2_HF1               .DEFINE  04000H
ARINCR_STATUS2_HF2               .DEFINE  08000H
ARINCR_STATUS2_HF3               .DEFINE  010000H
ARINCR_STATUS2_HF4               .DEFINE  020000H
ARINCR_STATUS2_HF5               .DEFINE  040000H
ARINCR_STATUS2_HF6               .DEFINE  080000H
ARINCR_STATUS2_HF7               .DEFINE  0100000H
ARINCR_STATUS2_HF8               .DEFINE  0200000H

_DEFINE_SFR ARINCR_CONTROL4, 0400D0014H, D
; Bit Declarations for ARINCR_CONTROL4
ARINCR_CONTROL4_CHAN             .DEFINE  0FH

_DEFINE_SFR ARINCR_CONTROL5, 0400D0018H, D
_DEFINE_SFR ARINCR_CHANNEL, 0400D001CH, D
_DEFINE_SFR ARINCR_LABEL, 0400D0020H, D
_DEFINE_SFR ARINCR_DATA_R, 0400D0024H, D
_DEFINE_SFR ARINCR_CONTROL6, 0400D0028H, D
_DEFINE_SFR ARINCR_CONTROL7, 0400D002CH, D
_DEFINE_SFR BKP_REG_00, 0400D8000H, D
_DEFINE_SFR BKP_REG_01, 0400D8004H, D
_DEFINE_SFR BKP_REG_02, 0400D8008H, D
_DEFINE_SFR BKP_REG_03, 0400D800CH, D
_DEFINE_SFR BKP_REG_04, 0400D8010H, D
_DEFINE_SFR BKP_REG_05, 0400D8014H, D
_DEFINE_SFR BKP_REG_06, 0400D8018H, D
_DEFINE_SFR BKP_REG_07, 0400D801CH, D
_DEFINE_SFR BKP_REG_08, 0400D8020H, D
_DEFINE_SFR BKP_REG_09, 0400D8024H, D
_DEFINE_SFR BKP_REG_0A, 0400D8028H, D
_DEFINE_SFR BKP_REG_0B, 0400D802CH, D
_DEFINE_SFR BKP_REG_0C, 0400D8030H, D
_DEFINE_SFR BKP_REG_0D, 0400D8034H, D
_DEFINE_SFR BKP_REG_0E, 0400D8038H, D
; Bit Declarations for BKP_REG_0E
BKP_REG_0E_LOW                   .DEFINE  07H
BKP_REG_0E_SelectRI              .DEFINE  038H
BKP_REG_0E_StandAlone            .DEFINE  040H
BKP_REG_0E_JTAGB                 .DEFINE  080H
BKP_REG_0E_Trim                  .DEFINE  0700H
BKP_REG_0E_FPOR                  .DEFINE  0800H
BKP_REG_0E_Trim34                .DEFINE  03000H
BKP_REG_0E_ilimen                .DEFINE  08000H

_DEFINE_SFR BKP_REG_0F, 0400D803CH, D
; Bit Declarations for BKP_REG_0F
BKP_REG_0F_LSE_ON                .DEFINE  01H
BKP_REG_0F_LSE_BYP               .DEFINE  02H
BKP_REG_0F_RTC_SEL               .DEFINE  0CH
BKP_REG_0F_RTC_EN                .DEFINE  010H
BKP_REG_0F_CAL                   .DEFINE  01FE0H
BKP_REG_0F_LSE_RDY               .DEFINE  02000H
BKP_REG_0F_LSI_ON                .DEFINE  08000H
BKP_REG_0F_LSI_TRIM              .DEFINE  01F0000H
BKP_REG_0F_LSI_RDY               .DEFINE  0200000H
BKP_REG_0F_HSI_ON                .DEFINE  0400000H
BKP_REG_0F_HSI_RDY               .DEFINE  0800000H
BKP_REG_0F_HSI_TRIM              .DEFINE  03F000000H
BKP_REG_0F_STANDBY               .DEFINE  040000000H
BKP_REG_0F_RTC_RESET             .DEFINE  080000000H

_DEFINE_SFR RTC_CNT, 0400D8040H, D
_DEFINE_SFR RTC_DIV, 0400D8044H, D
; Bit Declarations for RTC_DIV
RTC_DIV_RTC_DIV                  .DEFINE  0FFFFFH

_DEFINE_SFR RTC_PRL, 0400D8048H, D
; Bit Declarations for RTC_PRL
RTC_PRL_RTC_PRL                  .DEFINE  0FFFFFH

_DEFINE_SFR RTC_ALRM, 0400D804CH, D
_DEFINE_SFR RTC_CS, 0400D8050H, D
; Bit Declarations for RTC_CS
RTC_CS_OWF                       .DEFINE  01H
RTC_CS_SECF                      .DEFINE  02H
RTC_CS_ALRF                      .DEFINE  04H
RTC_CS_OWF_IE                    .DEFINE  08H
RTC_CS_SECF_IE                   .DEFINE  010H
RTC_CS_ALRF_IE                   .DEFINE  020H
RTC_CS_WEC                       .DEFINE  040H

_DEFINE_SFR ARINCT_CONTROL1, 0400E0000H, D
; Bit Declarations for ARINCT_CONTROL1
ARINCT_CONTROL1_CH_EN1           .DEFINE  01H
ARINCT_CONTROL1_CLK1             .DEFINE  02H
ARINCT_CONTROL1_EN_PAR1          .DEFINE  04H
ARINCT_CONTROL1_ODD1             .DEFINE  08H
ARINCT_CONTROL1_CH_EN2           .DEFINE  010H
ARINCT_CONTROL1_CLK2             .DEFINE  020H
ARINCT_CONTROL1_EN_PAR2          .DEFINE  040H
ARINCT_CONTROL1_ODD2             .DEFINE  080H
ARINCT_CONTROL1_DIV              .DEFINE  07F00H
ARINCT_CONTROL1_INTE_FFT1        .DEFINE  08000H
ARINCT_CONTROL1_INTE_TXR1        .DEFINE  010000H
ARINCT_CONTROL1_INTE_HFT1        .DEFINE  020000H
ARINCT_CONTROL1_INTE_FFT2        .DEFINE  040000H
ARINCT_CONTROL1_INTE_TXR2        .DEFINE  080000H
ARINCT_CONTROL1_INTE_HFT2        .DEFINE  0100000H

_DEFINE_SFR ARINCT_CONTROL2, 0400E0004H, D
; Bit Declarations for ARINCT_CONTROL2
ARINCT_CONTROL2_CH_EN3           .DEFINE  01H
ARINCT_CONTROL2_CLK3             .DEFINE  02H
ARINCT_CONTROL2_EN_PAR3          .DEFINE  04H
ARINCT_CONTROL2_ODD3             .DEFINE  08H
ARINCT_CONTROL2_CH_EN4           .DEFINE  010H
ARINCT_CONTROL2_CLK4             .DEFINE  020H
ARINCT_CONTROL2_EN_PAR4          .DEFINE  040H
ARINCT_CONTROL2_ODD4             .DEFINE  080H
ARINCT_CONTROL2_INTE_FFT3        .DEFINE  08000H
ARINCT_CONTROL2_INTE_TXR3        .DEFINE  010000H
ARINCT_CONTROL2_INTE_HFT3        .DEFINE  020000H
ARINCT_CONTROL2_INTE_FFT4        .DEFINE  040000H
ARINCT_CONTROL2_INTE_TXR4        .DEFINE  080000H
ARINCT_CONTROL2_INTE_HFT4        .DEFINE  0100000H

_DEFINE_SFR ARINCT_STATUS, 0400E0008H, D
; Bit Declarations for ARINCT_STATUS
ARINCT_STATUS_TX_R1              .DEFINE  01H
ARINCT_STATUS_FFT1               .DEFINE  02H
ARINCT_STATUS_HFT1               .DEFINE  04H
ARINCT_STATUS_TX_R2              .DEFINE  08H
ARINCT_STATUS_FFT2               .DEFINE  010H
ARINCT_STATUS_HFT2               .DEFINE  020H
ARINCT_STATUS_TX_R3              .DEFINE  0100H
ARINCT_STATUS_FFT3               .DEFINE  0200H
ARINCT_STATUS_HFT3               .DEFINE  0400H
ARINCT_STATUS_TX_R4              .DEFINE  0800H
ARINCT_STATUS_FFT4               .DEFINE  01000H
ARINCT_STATUS_HFT4               .DEFINE  02000H

_DEFINE_SFR ARINCT_DATA1_T, 0400E000CH, D
_DEFINE_SFR ARINCT_DATA2_T, 0400E0010H, D
_DEFINE_SFR ARINCT_DATA3_T, 0400E0014H, D
_DEFINE_SFR ARINCT_DATA4_T, 0400E0018H, D
_DEFINE_SFR ARINCT_CONTROL3, 0400E001CH, D
_DEFINE_SFR PORTF_RXTX, 0400E8000H, D
; Bit Declarations for PORTF_RXTX
PORTF_RXTX_RXTX                  .DEFINE  0FFFFH

_DEFINE_SFR PORTF_OE, 0400E8004H, D
; Bit Declarations for PORTF_OE
PORTF_OE_OE                      .DEFINE  0FFFFH

_DEFINE_SFR PORTF_FUNC, 0400E8008H, D
; Bit Declarations for PORTF_FUNC
PORTF_FUNC_MODE0                 .DEFINE  03H
PORTF_FUNC_MODE1                 .DEFINE  0CH
PORTF_FUNC_MODE2                 .DEFINE  030H
PORTF_FUNC_MODE3                 .DEFINE  0C0H
PORTF_FUNC_MODE4                 .DEFINE  0300H
PORTF_FUNC_MODE5                 .DEFINE  0C00H
PORTF_FUNC_MODE6                 .DEFINE  03000H
PORTF_FUNC_MODE7                 .DEFINE  0C000H
PORTF_FUNC_MODE8                 .DEFINE  030000H
PORTF_FUNC_MODE9                 .DEFINE  0C0000H
PORTF_FUNC_MODE10                .DEFINE  0300000H
PORTF_FUNC_MODE11                .DEFINE  0C00000H
PORTF_FUNC_MODE12                .DEFINE  03000000H
PORTF_FUNC_MODE13                .DEFINE  0C000000H
PORTF_FUNC_MODE14                .DEFINE  030000000H
PORTF_FUNC_MODE15                .DEFINE  0C0000000H

_DEFINE_SFR PORTF_ANALOG, 0400E800CH, D
; Bit Declarations for PORTF_ANALOG
PORTF_ANALOG_ANALOG_EN           .DEFINE  0FFFFH

_DEFINE_SFR PORTF_PULL, 0400E8010H, D
; Bit Declarations for PORTF_PULL
PORTF_PULL_PULL_DOWN             .DEFINE  0FFFFH
PORTF_PULL_PULL_UP               .DEFINE  0FFFF0000H

_DEFINE_SFR PORTF_PD, 0400E8014H, D
; Bit Declarations for PORTF_PD
PORTF_PD_PD                      .DEFINE  0FFFFH
PORTF_PD_SHM                     .DEFINE  0FFFF0000H

_DEFINE_SFR PORTF_PWR, 0400E8018H, D
; Bit Declarations for PORTF_PWR
PORTF_PWR_PWR0                   .DEFINE  03H
PORTF_PWR_PWR1                   .DEFINE  0CH
PORTF_PWR_PWR2                   .DEFINE  030H
PORTF_PWR_PWR3                   .DEFINE  0C0H
PORTF_PWR_PWR4                   .DEFINE  0300H
PORTF_PWR_PWR5                   .DEFINE  0C00H
PORTF_PWR_PWR6                   .DEFINE  03000H
PORTF_PWR_PWR7                   .DEFINE  0C000H
PORTF_PWR_PWR8                   .DEFINE  030000H
PORTF_PWR_PWR9                   .DEFINE  0C0000H
PORTF_PWR_PWR10                  .DEFINE  0300000H
PORTF_PWR_PWR11                  .DEFINE  0C00000H
PORTF_PWR_PWR12                  .DEFINE  03000000H
PORTF_PWR_PWR13                  .DEFINE  0C000000H
PORTF_PWR_PWR14                  .DEFINE  030000000H
PORTF_PWR_PWR15                  .DEFINE  0C0000000H

_DEFINE_SFR PORTF_GFEN, 0400E801CH, D
; Bit Declarations for PORTF_GFEN
PORTF_GFEN_GFEN                  .DEFINE  0FFFFH

_DEFINE_SFR EBC_NAND_CYCLES, 0400F0050H, D
; Bit Declarations for EBC_NAND_CYCLES
EBC_NAND_CYCLES_TRC              .DEFINE  0FH
EBC_NAND_CYCLES_TWC              .DEFINE  0F0H
EBC_NAND_CYCLES_TREA             .DEFINE  0F00H
EBC_NAND_CYCLES_TWP              .DEFINE  0F000H
EBC_NAND_CYCLES_TWHR             .DEFINE  0F0000H
EBC_NAND_CYCLES_TALEA            .DEFINE  0F00000H
EBC_NAND_CYCLES_TRR              .DEFINE  0F000000H

_DEFINE_SFR EBC_CONTROL, 0400F0054H, D
; Bit Declarations for EBC_CONTROL
EBC_CONTROL_ROM                  .DEFINE  01H
EBC_CONTROL_RAM                  .DEFINE  02H
EBC_CONTROL_NAND                 .DEFINE  04H
EBC_CONTROL_CPOL                 .DEFINE  08H
EBC_CONTROL_ENDIAN               .DEFINE  010H
EBC_CONTROL_LOW8                 .DEFINE  020H
EBC_CONTROL_LOW16                .DEFINE  040H
EBC_CONTROL_BUSY                 .DEFINE  080H
EBC_CONTROL_WAIT_STATE           .DEFINE  0F000H

_DEFINE_SFR EBC_RAM_Cycles1, 0400F0058H, D
; Bit Declarations for EBC_RAM_Cycles1
EBC_RAM_Cycles1_ENABLE_TUNE      .DEFINE  01H
EBC_RAM_Cycles1_WS_ACTIVE        .DEFINE  0FEH
EBC_RAM_Cycles1_WS_SETUP         .DEFINE  0700H
EBC_RAM_Cycles1_WS_HOLD          .DEFINE  03800H
EBC_RAM_Cycles1_USE_READY        .DEFINE  04000H

_DEFINE_SFR EBC_RAM_Cycles2, 0400F005CH, D
; Bit Declarations for EBC_RAM_Cycles2
EBC_RAM_Cycles2_ENABLE_TUNE      .DEFINE  01H
EBC_RAM_Cycles2_WS_ACTIVE        .DEFINE  0FEH
EBC_RAM_Cycles2_WS_SETUP         .DEFINE  0700H
EBC_RAM_Cycles2_WS_HOLD          .DEFINE  03800H
EBC_RAM_Cycles2_USE_READY        .DEFINE  04000H

_DEFINE_SFR EBC_RAM_Cycles3, 0400F0060H, D
; Bit Declarations for EBC_RAM_Cycles3
EBC_RAM_Cycles3_ENABLE_TUNE      .DEFINE  01H
EBC_RAM_Cycles3_WS_ACTIVE        .DEFINE  0FEH
EBC_RAM_Cycles3_WS_SETUP         .DEFINE  0700H
EBC_RAM_Cycles3_WS_HOLD          .DEFINE  03800H
EBC_RAM_Cycles3_USE_READY        .DEFINE  04000H

_DEFINE_SFR EBC_RAM_Cycles4, 0400F0064H, D
; Bit Declarations for EBC_RAM_Cycles4
EBC_RAM_Cycles4_ENABLE_TUNE      .DEFINE  01H
EBC_RAM_Cycles4_WS_ACTIVE        .DEFINE  0FEH
EBC_RAM_Cycles4_WS_SETUP         .DEFINE  0700H
EBC_RAM_Cycles4_WS_HOLD          .DEFINE  03800H
EBC_RAM_Cycles4_USE_READY        .DEFINE  04000H

_DEFINE_SFR SSP3_CR0, 0400F8000H, D
; Bit Declarations for SSP3_CR0
SSP3_CR0_DSS                     .DEFINE  0FH
SSP3_CR0_FRF                     .DEFINE  030H
SSP3_CR0_SPO                     .DEFINE  040H
SSP3_CR0_SPH                     .DEFINE  080H
SSP3_CR0_SCR                     .DEFINE  0FF00H

_DEFINE_SFR SSP3_CR1, 0400F8004H, D
; Bit Declarations for SSP3_CR1
SSP3_CR1_LBM                     .DEFINE  01H
SSP3_CR1_SSE                     .DEFINE  02H
SSP3_CR1_MS                      .DEFINE  04H
SSP3_CR1_SOD                     .DEFINE  08H

_DEFINE_SFR SSP3_DR, 0400F8008H, D
; Bit Declarations for SSP3_DR
SSP3_DR_DATA                     .DEFINE  0FFFFH

_DEFINE_SFR SSP3_SR, 0400F800CH, D
; Bit Declarations for SSP3_SR
SSP3_SR_TFE                      .DEFINE  01H
SSP3_SR_TNF                      .DEFINE  02H
SSP3_SR_RNE                      .DEFINE  04H
SSP3_SR_RFF                      .DEFINE  08H
SSP3_SR_BSY                      .DEFINE  010H

_DEFINE_SFR SSP3_CPSR, 0400F8010H, D
; Bit Declarations for SSP3_CPSR
SSP3_CPSR_CPSDVSR                .DEFINE  0FFH

_DEFINE_SFR SSP3_IMSC, 0400F8014H, D
; Bit Declarations for SSP3_IMSC
SSP3_IMSC_RORIM                  .DEFINE  01H
SSP3_IMSC_RTIM                   .DEFINE  02H
SSP3_IMSC_RXIM                   .DEFINE  04H
SSP3_IMSC_TXIM                   .DEFINE  08H

_DEFINE_SFR SSP3_RIS, 0400F8018H, D
; Bit Declarations for SSP3_RIS
SSP3_RIS_RORRIS                  .DEFINE  01H
SSP3_RIS_RTRIS                   .DEFINE  02H
SSP3_RIS_RXRIS                   .DEFINE  04H
SSP3_RIS_TXRIS                   .DEFINE  08H

_DEFINE_SFR SSP3_MIS, 0400F801CH, D
; Bit Declarations for SSP3_MIS
SSP3_MIS_RORMIS                  .DEFINE  01H
SSP3_MIS_RTMIS                   .DEFINE  02H
SSP3_MIS_RXMIS                   .DEFINE  04H
SSP3_MIS_TXMIS                   .DEFINE  08H

_DEFINE_SFR SSP3_ICR, 0400F8020H, D
; Bit Declarations for SSP3_ICR
SSP3_ICR_RORIC                   .DEFINE  01H
SSP3_ICR_RTIC                    .DEFINE  02H

_DEFINE_SFR SSP3_DMACR, 0400F8024H, D
; Bit Declarations for SSP3_DMACR
SSP3_DMACR_RXDMAE                .DEFINE  01H
SSP3_DMACR_TXDMAE                .DEFINE  02H

_DEFINE_SFR ETH_Dilimiter, 030000000H, W
_DEFINE_SFR ETH_MAC_T, 030000002H, W
_DEFINE_SFR ETH_MAC_M, 030000004H, W
_DEFINE_SFR ETH_MAC_H, 030000006H, W
_DEFINE_SFR ETH_HASH0, 030000008H, W
_DEFINE_SFR ETH_HASH1, 03000000AH, W
_DEFINE_SFR ETH_HASH2, 03000000CH, W
_DEFINE_SFR ETH_HASH3, 03000000EH, W
_DEFINE_SFR ETH_IPG, 030000010H, W
_DEFINE_SFR ETH_PSC, 030000012H, W
_DEFINE_SFR ETH_BAG, 030000014H, W
_DEFINE_SFR ETH_JitterWnd, 030000016H, W
_DEFINE_SFR ETH_R_CFG, 030000018H, W
; Bit Declarations for ETH_R_CFG
ETH_R_CFG_MCA_EN                 .DEFINE  01H
ETH_R_CFG_BCA_EN                 .DEFINE  02H
ETH_R_CFG_UCA_EN                 .DEFINE  04H
ETH_R_CFG_AC_EN                  .DEFINE  08H
ETH_R_CFG_EF_EN                  .DEFINE  010H
ETH_R_CFG_CF_EN                  .DEFINE  020H
ETH_R_CFG_LF_EN                  .DEFINE  040H
ETH_R_CFG_SF_EN                  .DEFINE  080H
ETH_R_CFG_EVNT_MODE              .DEFINE  0700H
ETH_R_CFG_MSB1st                 .DEFINE  01000H
ETH_R_CFG_BE                     .DEFINE  02000H
ETH_R_CFG_RST                    .DEFINE  08000H

_DEFINE_SFR ETH_X_CFG, 03000001AH, W
; Bit Declarations for ETH_X_CFG
ETH_X_CFG_RtryCnt                .DEFINE  0FH
ETH_X_CFG_IPG_EN                 .DEFINE  010H
ETH_X_CFG_CRC_EN                 .DEFINE  020H
ETH_X_CFG_PRE_EN                 .DEFINE  040H
ETH_X_CFG_PAD_EN                 .DEFINE  080H
ETH_X_CFG_EVNT_MODE              .DEFINE  0700H
ETH_X_CFG_MSB1st                 .DEFINE  01000H
ETH_X_CFG_BE                     .DEFINE  02000H
ETH_X_CFG_RST                    .DEFINE  08000H

_DEFINE_SFR ETH_G_CFG, 03000001CH, W
; Bit Declarations for ETH_G_CFG
ETH_G_CFG_ColWnd                 .DEFINE  0FFH
ETH_G_CFG_PAUSE_EN               .DEFINE  0100H
ETH_G_CFG_DTRM_EN                .DEFINE  0200H
ETH_G_CFG_HD_EN                  .DEFINE  0400H
ETH_G_CFG_DLB                    .DEFINE  0800H
ETH_G_CFG_AB_MODE                .DEFINE  01000H
ETH_G_CFG_SOFT                   .DEFINE  04000H
ETH_G_CFG_FREE                   .DEFINE  08000H

_DEFINE_SFR ETH_IMR, 030000020H, W
; Bit Declarations for ETH_IMR
ETH_IMR_RF_OK                    .DEFINE  01H
ETH_IMR_MISSED_F                 .DEFINE  02H
ETH_IMR_OVF                      .DEFINE  04H
ETH_IMR_SMB_ERR                  .DEFINE  08H
ETH_IMR_CRC_ERR                  .DEFINE  010H
ETH_IMR_CF                       .DEFINE  020H
ETH_IMR_LF                       .DEFINE  040H
ETH_IMR_SF                       .DEFINE  080H
ETH_IMR_XF_OK                    .DEFINE  0100H
ETH_IMR_XF_ERR                   .DEFINE  0200H
ETH_IMR_UNDF                     .DEFINE  0400H
ETH_IMR_LC                       .DEFINE  0800H
ETH_IMR_CRS_LOST                 .DEFINE  01000H
ETH_IMR_MII_RDY                  .DEFINE  08000H

_DEFINE_SFR ETH_IFR, 030000022H, W
; Bit Declarations for ETH_IFR
ETH_IFR_RF_OK                    .DEFINE  01H
ETH_IFR_MISSED_F                 .DEFINE  02H
ETH_IFR_OVF                      .DEFINE  04H
ETH_IFR_SMB_ERR                  .DEFINE  08H
ETH_IFR_CRC_ERR                  .DEFINE  010H
ETH_IFR_CF                       .DEFINE  020H
ETH_IFR_LF                       .DEFINE  040H
ETH_IFR_SF                       .DEFINE  080H
ETH_IFR_XF_OK                    .DEFINE  0100H
ETH_IFR_XF_ERR                   .DEFINE  0200H
ETH_IFR_UNDF                     .DEFINE  0400H
ETH_IFR_LC                       .DEFINE  0800H
ETH_IFR_CRS_LOST                 .DEFINE  01000H
ETH_IFR_MII_RDY                  .DEFINE  08000H

_DEFINE_SFR ETH_MDIO_DATA, 030000024H, W
_DEFINE_SFR ETH_MDIO_CTRL, 030000026H, W
; Bit Declarations for ETH_MDIO_CTRL
ETH_MDIO_CTRL_RG_A               .DEFINE  01FH
ETH_MDIO_CTRL_DIV                .DEFINE  0E0H
ETH_MDIO_CTRL_PHY_A              .DEFINE  01F00H
ETH_MDIO_CTRL_OP                 .DEFINE  02000H
ETH_MDIO_CTRL_PRE_EN             .DEFINE  04000H

_DEFINE_SFR ETH_R_Head, 030000028H, W
_DEFINE_SFR ETH_X_Tail, 03000002AH, W
_DEFINE_SFR ETH_R_Tail, 03000002CH, W
_DEFINE_SFR ETH_X_Head, 03000002EH, W
_DEFINE_SFR ETH_Buff_Stat, 030000030H, W
; Bit Declarations for ETH_Buff_Stat
ETH_Buff_Stat_R_EMPTY            .DEFINE  01H
ETH_Buff_Stat_R_AEMPTY           .DEFINE  02H
ETH_Buff_Stat_R_HALF             .DEFINE  04H
ETH_Buff_Stat_R_AFULL            .DEFINE  08H
ETH_Buff_Stat_R_FULL             .DEFINE  010H
ETH_Buff_Stat_X_EMPTY            .DEFINE  0100H
ETH_Buff_Stat_X_AEMPTY           .DEFINE  0200H
ETH_Buff_Stat_X_HALF             .DEFINE  0400H
ETH_Buff_Stat_X_AFULL            .DEFINE  0800H
ETH_Buff_Stat_X_FULL             .DEFINE  01000H

_DEFINE_SFR ETH_PHY_Control, 030000034H, W
_DEFINE_SFR ETH_PHY_Status, 030000036H, W
_DEFINE_SFR ACTLR, 0E000E008H, D
; Bit Declarations for ACTLR
ACTLR_ITCMLAEN                   .DEFINE  08H
ACTLR_ITCMUAEN                   .DEFINE  010H

_DEFINE_SFR STCSR, 0E000E010H, D
; Bit Declarations for STCSR
STCSR_ENABLE                     .DEFINE  01H
STCSR_TICKINT                    .DEFINE  02H
STCSR_CLKSOURCE                  .DEFINE  04H
STCSR_COUNTFLAG                  .DEFINE  010000H

_DEFINE_SFR STRVR, 0E000E014H, D
; Bit Declarations for STRVR
STRVR_RELOAD                     .DEFINE  0FFFFFFH

_DEFINE_SFR STCVR, 0E000E018H, D
_DEFINE_SFR STCR, 0E000E01CH, D
; Bit Declarations for STCR
STCR_TENMS                       .DEFINE  0FFFFFFH
STCR_SKEW                        .DEFINE  040000000H
STCR_NOREF                       .DEFINE  080000000H

_DEFINE_SFR ISER, 0E000E100H, D
_DEFINE_SFR ICER, 0E000E180H, D
_DEFINE_SFR ISPR, 0E000E200H, D
_DEFINE_SFR ICPR, 0E000E280H, D
_DEFINE_SFR IPR0, 0E000E400H, D
; Bit Declarations for IPR0
IPR0_PRI_N                       .DEFINE  0C0H
IPR0_PRI_N1                      .DEFINE  0C000H
IPR0_PRI_N2                      .DEFINE  0C00000H
IPR0_PRI_N3                      .DEFINE  0C0000000H

_DEFINE_SFR IPR1, 0E000E404H, D
; Bit Declarations for IPR1
IPR1_PRI_N                       .DEFINE  0C0H
IPR1_PRI_N1                      .DEFINE  0C000H
IPR1_PRI_N2                      .DEFINE  0C00000H
IPR1_PRI_N3                      .DEFINE  0C0000000H

_DEFINE_SFR IPR2, 0E000E408H, D
; Bit Declarations for IPR2
IPR2_PRI_N                       .DEFINE  0C0H
IPR2_PRI_N1                      .DEFINE  0C000H
IPR2_PRI_N2                      .DEFINE  0C00000H
IPR2_PRI_N3                      .DEFINE  0C0000000H

_DEFINE_SFR IPR3, 0E000E40CH, D
; Bit Declarations for IPR3
IPR3_PRI_N                       .DEFINE  0C0H
IPR3_PRI_N1                      .DEFINE  0C000H
IPR3_PRI_N2                      .DEFINE  0C00000H
IPR3_PRI_N3                      .DEFINE  0C0000000H

_DEFINE_SFR IPR4, 0E000E410H, D
; Bit Declarations for IPR4
IPR4_PRI_N                       .DEFINE  0C0H
IPR4_PRI_N1                      .DEFINE  0C000H
IPR4_PRI_N2                      .DEFINE  0C00000H
IPR4_PRI_N3                      .DEFINE  0C0000000H

_DEFINE_SFR IPR5, 0E000E414H, D
; Bit Declarations for IPR5
IPR5_PRI_N                       .DEFINE  0C0H
IPR5_PRI_N1                      .DEFINE  0C000H
IPR5_PRI_N2                      .DEFINE  0C00000H
IPR5_PRI_N3                      .DEFINE  0C0000000H

_DEFINE_SFR IPR6, 0E000E418H, D
; Bit Declarations for IPR6
IPR6_PRI_N                       .DEFINE  0C0H
IPR6_PRI_N1                      .DEFINE  0C000H
IPR6_PRI_N2                      .DEFINE  0C00000H
IPR6_PRI_N3                      .DEFINE  0C0000000H

_DEFINE_SFR IPR7, 0E000E41CH, D
; Bit Declarations for IPR7
IPR7_PRI_N                       .DEFINE  0C0H
IPR7_PRI_N1                      .DEFINE  0C000H
IPR7_PRI_N2                      .DEFINE  0C00000H
IPR7_PRI_N3                      .DEFINE  0C0000000H

_DEFINE_SFR CPUID, 0E000ED00H, D
; Bit Declarations for CPUID
CPUID_REVISION                   .DEFINE  0FH
CPUID_PARTNO                     .DEFINE  0FFF0H
CPUID_Const_0xF                  .DEFINE  0F0000H
CPUID_VARIANT                    .DEFINE  0F00000H
CPUID_IMPLEMENTER                .DEFINE  0FF000000H

_DEFINE_SFR ICSR, 0E000ED04H, D
; Bit Declarations for ICSR
ICSR_VECTACTIVE                  .DEFINE  03FH
ICSR_VECTPENDING                 .DEFINE  03F000H
ICSR_ISRPENDING                  .DEFINE  0400000H
ICSR_ISRPREEMPT                  .DEFINE  0800000H
ICSR_PENDSTCLR                   .DEFINE  02000000H
ICSR_PENDSTSET                   .DEFINE  04000000H
ICSR_PENDSVCLR                   .DEFINE  08000000H
ICSR_PENDSVSET                   .DEFINE  010000000H
ICSR_NMIPENDSET                  .DEFINE  080000000H

_DEFINE_SFR AIRCR, 0E000ED0CH, D
; Bit Declarations for AIRCR
AIRCR_VECTCLRACTIVE              .DEFINE  02H
AIRCR_SYSRESETREQ                .DEFINE  04H
AIRCR_ENDIANESS                  .DEFINE  08000H
AIRCR_VECTKEYSTAT                .DEFINE  0FFFF0000H

_DEFINE_SFR CCR, 0E000ED14H, D
; Bit Declarations for CCR
CCR_UNALIGN_TRP                  .DEFINE  08H
CCR_STKALIGN                     .DEFINE  0200H

_DEFINE_SFR SHPR2, 0E000ED1CH, D
; Bit Declarations for SHPR2
SHPR2_PRI_11                     .DEFINE  0C0000000H

_DEFINE_SFR SHPR3, 0E000ED20H, D
; Bit Declarations for SHPR3
SHPR3_PRI_14                     .DEFINE  0C00000H
SHPR3_PRI_15                     .DEFINE  0C0000000H

_DEFINE_SFR SHCSR, 0E000ED24H, D
; Bit Declarations for SHCSR
SHCSR_SVCALLPENDED               .DEFINE  08000H


.ENDIF ; __1986BE1X_INC__
.LSTOUT .
